arch/mips/include/asm/netlogic/xlr/pic.h

   1 /*
   2  * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights
   3  * reserved.
   4  *
   5  * This software is available to you under a choice of one of two
   6  * licenses.  You may choose to be licensed under the terms of the GNU
   7  * General Public License (GPL) Version 2, available from the file
   8  * COPYING in the main directory of this source tree, or the NetLogic
   9  * license below:
  10  *
  11  * Redistribution and use in source and binary forms, with or without
  12  * modification, are permitted provided that the following conditions
  13  * are met:
  14  *
  15  * 1. Redistributions of source code must retain the above copyright
  16  *    notice, this list of conditions and the following disclaimer.
  17  * 2. Redistributions in binary form must reproduce the above copyright
  18  *    notice, this list of conditions and the following disclaimer in
  19  *    the documentation and/or other materials provided with the
  20  *    distribution.
  21  *
  22  * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS'' AND ANY EXPRESS OR
  23  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  24  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  25  * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE
  26  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  27  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  28  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  29  * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
  31  * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
  32  * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33  */
  34
  35 #ifndef _ASM_NLM_XLR_PIC_H
  36 #define _ASM_NLM_XLR_PIC_H
  37
  38 #define PIC_CLK_HZ                      66666666
  39 /* PIC hardware interrupt numbers */
  40 #define PIC_IRT_WD_INDEX                0
  41 #define PIC_IRT_TIMER_0_INDEX           1
  42 #define PIC_IRT_TIMER_INDEX(i)          ((i) + PIC_IRT_TIMER_0_INDEX)
  43 #define PIC_IRT_TIMER_1_INDEX           2
  44 #define PIC_IRT_TIMER_2_INDEX           3
  45 #define PIC_IRT_TIMER_3_INDEX           4
  46 #define PIC_IRT_TIMER_4_INDEX           5
  47 #define PIC_IRT_TIMER_5_INDEX           6
  48 #define PIC_IRT_TIMER_6_INDEX           7
  49 #define PIC_IRT_TIMER_7_INDEX           8
  50 #define PIC_IRT_CLOCK_INDEX             PIC_IRT_TIMER_7_INDEX
  51 #define PIC_IRT_UART_0_INDEX            9
  52 #define PIC_IRT_UART_1_INDEX            10
  53 #define PIC_IRT_I2C_0_INDEX             11
  54 #define PIC_IRT_I2C_1_INDEX             12
  55 #define PIC_IRT_PCMCIA_INDEX            13
  56 #define PIC_IRT_GPIO_INDEX              14
  57 #define PIC_IRT_HYPER_INDEX             15
  58 #define PIC_IRT_PCIX_INDEX              16
  59 /* XLS */
  60 #define PIC_IRT_CDE_INDEX               15
  61 #define PIC_IRT_BRIDGE_TB_XLS_INDEX     16
  62 /* XLS */
  63 #define PIC_IRT_GMAC0_INDEX             17
  64 #define PIC_IRT_GMAC1_INDEX             18
  65 #define PIC_IRT_GMAC2_INDEX             19
  66 #define PIC_IRT_GMAC3_INDEX             20
  67 #define PIC_IRT_XGS0_INDEX              21
  68 #define PIC_IRT_XGS1_INDEX              22
  69 #define PIC_IRT_HYPER_FATAL_INDEX       23
  70 #define PIC_IRT_PCIX_FATAL_INDEX        24
  71 #define PIC_IRT_BRIDGE_AERR_INDEX       25
  72 #define PIC_IRT_BRIDGE_BERR_INDEX       26
  73 #define PIC_IRT_BRIDGE_TB_XLR_INDEX     27
  74 #define PIC_IRT_BRIDGE_AERR_NMI_INDEX   28
  75 /* XLS */
  76 #define PIC_IRT_GMAC4_INDEX             21
  77 #define PIC_IRT_GMAC5_INDEX             22
  78 #define PIC_IRT_GMAC6_INDEX             23
  79 #define PIC_IRT_GMAC7_INDEX             24
  80 #define PIC_IRT_BRIDGE_ERR_INDEX        25
  81 #define PIC_IRT_PCIE_LINK0_INDEX        26
  82 #define PIC_IRT_PCIE_LINK1_INDEX        27
  83 #define PIC_IRT_PCIE_LINK2_INDEX        23
  84 #define PIC_IRT_PCIE_LINK3_INDEX        24
  85 #define PIC_IRT_PCIE_XLSB0_LINK2_INDEX  28
  86 #define PIC_IRT_PCIE_XLSB0_LINK3_INDEX  29
  87 #define PIC_IRT_SRIO_LINK0_INDEX        26
  88 #define PIC_IRT_SRIO_LINK1_INDEX        27
  89 #define PIC_IRT_SRIO_LINK2_INDEX        28
  90 #define PIC_IRT_SRIO_LINK3_INDEX        29
  91 #define PIC_IRT_PCIE_INT_INDEX          28
  92 #define PIC_IRT_PCIE_FATAL_INDEX        29
  93 #define PIC_IRT_GPIO_B_INDEX            30
  94 #define PIC_IRT_USB_INDEX               31
  95 /* XLS */
  96 #define PIC_NUM_IRTS                    32
  97
  98
  99 #define PIC_CLOCK_TIMER                 7
 100
 101 /* PIC Registers */
 102 #define PIC_CTRL                        0x00
 103 #define PIC_CTRL_STE                    8       /* timer enable start bit */
 104 #define PIC_IPI                         0x04
 105 #define PIC_INT_ACK                     0x06
 106
 107 #define WD_MAX_VAL_0                    0x08
 108 #define WD_MAX_VAL_1                    0x09
 109 #define WD_MASK_0                       0x0a
 110 #define WD_MASK_1                       0x0b
 111 #define WD_HEARBEAT_0                   0x0c
 112 #define WD_HEARBEAT_1                   0x0d
 113
 114 #define PIC_IRT_0_BASE                  0x40
 115 #define PIC_IRT_1_BASE                  0x80
 116 #define PIC_TIMER_MAXVAL_0_BASE         0x100
 117 #define PIC_TIMER_MAXVAL_1_BASE         0x110
 118 #define PIC_TIMER_COUNT_0_BASE          0x120
 119 #define PIC_TIMER_COUNT_1_BASE          0x130
 120
 121 #define PIC_IRT_0(picintr)      (PIC_IRT_0_BASE + (picintr))
 122 #define PIC_IRT_1(picintr)      (PIC_IRT_1_BASE + (picintr))
 123
 124 #define PIC_TIMER_MAXVAL_0(i)   (PIC_TIMER_MAXVAL_0_BASE + (i))
 125 #define PIC_TIMER_MAXVAL_1(i)   (PIC_TIMER_MAXVAL_1_BASE + (i))
 126 #define PIC_TIMER_COUNT_0(i)    (PIC_TIMER_COUNT_0_BASE + (i))
 127 #define PIC_TIMER_COUNT_1(i)    (PIC_TIMER_COUNT_0_BASE + (i))
 128
 129 /*
 130  * Mapping between hardware interrupt numbers and IRQs on CPU
 131  * we use a simple scheme to map PIC interrupts 0-31 to IRQs
 132  * 8-39. This leaves the IRQ 0-7 for cpu interrupts like
 133  * count/compare and FMN
 134  */
 135 #define PIC_IRQ_BASE            8
 136 #define PIC_INTR_TO_IRQ(i)      (PIC_IRQ_BASE + (i))
 137 #define PIC_IRQ_TO_INTR(i)      ((i) - PIC_IRQ_BASE)
 138
 139 #define PIC_IRT_FIRST_IRQ       PIC_IRQ_BASE
 140 #define PIC_WD_IRQ              PIC_INTR_TO_IRQ(PIC_IRT_WD_INDEX)
 141 #define PIC_TIMER_0_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_0_INDEX)
 142 #define PIC_TIMER_1_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_1_INDEX)
 143 #define PIC_TIMER_2_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_2_INDEX)
 144 #define PIC_TIMER_3_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_3_INDEX)
 145 #define PIC_TIMER_4_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_4_INDEX)
 146 #define PIC_TIMER_5_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_5_INDEX)
 147 #define PIC_TIMER_6_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_6_INDEX)
 148 #define PIC_TIMER_7_IRQ         PIC_INTR_TO_IRQ(PIC_IRT_TIMER_7_INDEX)
 149 #define PIC_CLOCK_IRQ           (PIC_TIMER_7_IRQ)
 150 #define PIC_UART_0_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_UART_0_INDEX)
 151 #define PIC_UART_1_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_UART_1_INDEX)
 152 #define PIC_I2C_0_IRQ           PIC_INTR_TO_IRQ(PIC_IRT_I2C_0_INDEX)
 153 #define PIC_I2C_1_IRQ           PIC_INTR_TO_IRQ(PIC_IRT_I2C_1_INDEX)
 154 #define PIC_PCMCIA_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_PCMCIA_INDEX)
 155 #define PIC_GPIO_IRQ            PIC_INTR_TO_IRQ(PIC_IRT_GPIO_INDEX)
 156 #define PIC_HYPER_IRQ           PIC_INTR_TO_IRQ(PIC_IRT_HYPER_INDEX)
 157 #define PIC_PCIX_IRQ            PIC_INTR_TO_IRQ(PIC_IRT_PCIX_INDEX)
 158 /* XLS */
 159 #define PIC_CDE_IRQ             PIC_INTR_TO_IRQ(PIC_IRT_CDE_INDEX)
 160 #define PIC_BRIDGE_TB_XLS_IRQ   PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_TB_XLS_INDEX)
 161 /* end XLS */
 162 #define PIC_GMAC_0_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC0_INDEX)
 163 #define PIC_GMAC_1_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC1_INDEX)
 164 #define PIC_GMAC_2_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC2_INDEX)
 165 #define PIC_GMAC_3_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC3_INDEX)
 166 #define PIC_XGS_0_IRQ           PIC_INTR_TO_IRQ(PIC_IRT_XGS0_INDEX)
 167 #define PIC_XGS_1_IRQ           PIC_INTR_TO_IRQ(PIC_IRT_XGS1_INDEX)
 168 #define PIC_HYPER_FATAL_IRQ     PIC_INTR_TO_IRQ(PIC_IRT_HYPER_FATAL_INDEX)
 169 #define PIC_PCIX_FATAL_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_PCIX_FATAL_INDEX)
 170 #define PIC_BRIDGE_AERR_IRQ     PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_AERR_INDEX)
 171 #define PIC_BRIDGE_BERR_IRQ     PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_BERR_INDEX)
 172 #define PIC_BRIDGE_TB_XLR_IRQ   PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_TB_XLR_INDEX)
 173 #define PIC_BRIDGE_AERR_NMI_IRQ PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_AERR_NMI_INDEX)
 174 /* XLS defines */
 175 #define PIC_GMAC_4_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC4_INDEX)
 176 #define PIC_GMAC_5_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC5_INDEX)
 177 #define PIC_GMAC_6_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC6_INDEX)
 178 #define PIC_GMAC_7_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GMAC7_INDEX)
 179 #define PIC_BRIDGE_ERR_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_ERR_INDEX)
 180 #define PIC_PCIE_LINK0_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK0_INDEX)
 181 #define PIC_PCIE_LINK1_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK1_INDEX)
 182 #define PIC_PCIE_LINK2_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK2_INDEX)
 183 #define PIC_PCIE_LINK3_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK3_INDEX)
 184 #define PIC_PCIE_XLSB0_LINK2_IRQ PIC_INTR_TO_IRQ(PIC_IRT_PCIE_XLSB0_LINK2_INDEX)
 185 #define PIC_PCIE_XLSB0_LINK3_IRQ PIC_INTR_TO_IRQ(PIC_IRT_PCIE_XLSB0_LINK3_INDEX)
 186 #define PIC_SRIO_LINK0_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK0_INDEX)
 187 #define PIC_SRIO_LINK1_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK1_INDEX)
 188 #define PIC_SRIO_LINK2_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK2_INDEX)
 189 #define PIC_SRIO_LINK3_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK3_INDEX)
 190 #define PIC_PCIE_INT_IRQ        PIC_INTR_TO_IRQ(PIC_IRT_PCIE_INT__INDEX)
 191 #define PIC_PCIE_FATAL_IRQ      PIC_INTR_TO_IRQ(PIC_IRT_PCIE_FATAL_INDEX)
 192 #define PIC_GPIO_B_IRQ          PIC_INTR_TO_IRQ(PIC_IRT_GPIO_B_INDEX)
 193 #define PIC_USB_IRQ             PIC_INTR_TO_IRQ(PIC_IRT_USB_INDEX)
 194 #define PIC_IRT_LAST_IRQ        PIC_USB_IRQ
 195 /* end XLS */
 196
 197 #ifndef __ASSEMBLY__
 198
 199 #define PIC_IRQ_IS_EDGE_TRIGGERED(irq)  (((irq) >= PIC_TIMER_0_IRQ) && \
 200                                         ((irq) <= PIC_TIMER_7_IRQ))
 201 #define PIC_IRQ_IS_IRT(irq)             (((irq) >= PIC_IRT_FIRST_IRQ) && \
 202                                         ((irq) <= PIC_IRT_LAST_IRQ))
 203
 204 static inline int
 205 nlm_irq_to_irt(int irq)
 206 {
 207         if (PIC_IRQ_IS_IRT(irq) == 0)
 208                 return -1;
 209
 210         return PIC_IRQ_TO_INTR(irq);
 211 }
 212
 213 static inline int
 214 nlm_irt_to_irq(int irt)
 215 {
 216
 217         return PIC_INTR_TO_IRQ(irt);
 218 }
 219
 220 static inline void
 221 nlm_pic_enable_irt(uint64_t base, int irt)
 222 {
 223         uint32_t reg;
 224
 225         reg = nlm_read_reg(base, PIC_IRT_1(irt));
 226         nlm_write_reg(base, PIC_IRT_1(irt), reg | (1u << 31));
 227 }
 228
 229 static inline void
 230 nlm_pic_disable_irt(uint64_t base, int irt)
 231 {
 232         uint32_t reg;
 233
 234         reg = nlm_read_reg(base, PIC_IRT_1(irt));
 235         nlm_write_reg(base, PIC_IRT_1(irt), reg & ~(1u << 31));
 236 }
 237
 238 static inline void
 239 nlm_pic_send_ipi(uint64_t base, int hwt, int irq, int nmi)
 240 {
 241         unsigned int tid, pid;
 242
 243         tid = hwt & 0x3;
 244         pid = (hwt >> 2) & 0x07;
 245         nlm_write_reg(base, PIC_IPI,
 246                 (pid << 20) | (tid << 16) | (nmi << 8) | irq);
 247 }
 248
 249 static inline void
 250 nlm_pic_ack(uint64_t base, int irt)
 251 {
 252         nlm_write_reg(base, PIC_INT_ACK, 1u << irt);
 253 }
 254
 255 static inline void
 256 nlm_pic_init_irt(uint64_t base, int irt, int irq, int hwt, int en)
 257 {
 258         nlm_write_reg(base, PIC_IRT_0(irt), (1u << hwt));
 259         /* local scheduling, invalid, level by default */
 260         nlm_write_reg(base, PIC_IRT_1(irt),
 261                 (en << 30) | (1 << 6) | irq);
 262 }
 263
 264 static inline uint64_t
 265 nlm_pic_read_timer(uint64_t base, int timer)
 266 {
 267         uint32_t up1, up2, low;
 268
 269         up1 = nlm_read_reg(base, PIC_TIMER_COUNT_1(timer));
 270         low = nlm_read_reg(base, PIC_TIMER_COUNT_0(timer));
 271         up2 = nlm_read_reg(base, PIC_TIMER_COUNT_1(timer));
 272
 273         if (up1 != up2) /* wrapped, get the new low */
 274                 low = nlm_read_reg(base, PIC_TIMER_COUNT_0(timer));
 275         return ((uint64_t)up2 << 32) | low;
 276
 277 }
 278
 279 static inline uint32_t
 280 nlm_pic_read_timer32(uint64_t base, int timer)
 281 {
 282         return nlm_read_reg(base, PIC_TIMER_COUNT_0(timer));
 283 }
 284
 285 static inline void
 286 nlm_pic_set_timer(uint64_t base, int timer, uint64_t value, int irq, int cpu)
 287 {
 288         uint32_t up, low;
 289         uint64_t pic_ctrl = nlm_read_reg(base, PIC_CTRL);
 290         int en;
 291
 292         en = (irq > 0);
 293         up = value >> 32;
 294         low = value & 0xFFFFFFFF;
 295         nlm_write_reg(base, PIC_TIMER_MAXVAL_0(timer), low);
 296         nlm_write_reg(base, PIC_TIMER_MAXVAL_1(timer), up);
 297         nlm_pic_init_irt(base, PIC_IRT_TIMER_INDEX(timer), irq, cpu, 0);
 298
 299         /* enable the timer */
 300         pic_ctrl |= (1 << (PIC_CTRL_STE + timer));
 301         nlm_write_reg(base, PIC_CTRL, pic_ctrl);
 302 }
 303 #endif
 304 #endif /* _ASM_NLM_XLR_PIC_H */