2 * Copyright (c) 2002-2010 Atheros Communications, Inc.
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
21 * Channel Register Map
23 #define AR_CHAN_BASE 0x9800
25 #define AR_PHY_TIMING1 (AR_CHAN_BASE + 0x0)
26 #define AR_PHY_TIMING2 (AR_CHAN_BASE + 0x4)
27 #define AR_PHY_TIMING3 (AR_CHAN_BASE + 0x8)
28 #define AR_PHY_TIMING4 (AR_CHAN_BASE + 0xc)
29 #define AR_PHY_TIMING5 (AR_CHAN_BASE + 0x10)
30 #define AR_PHY_TIMING6 (AR_CHAN_BASE + 0x14)
31 #define AR_PHY_TIMING11 (AR_CHAN_BASE + 0x18)
32 #define AR_PHY_SPUR_REG (AR_CHAN_BASE + 0x1c)
33 #define AR_PHY_RX_IQCAL_CORR_B0 (AR_CHAN_BASE + 0xdc)
34 #define AR_PHY_TX_IQCAL_CONTROL_3 (AR_CHAN_BASE + 0xb0)
36 #define AR_PHY_TIMING11_SPUR_FREQ_SD 0x3FF00000
37 #define AR_PHY_TIMING11_SPUR_FREQ_SD_S 20
39 #define AR_PHY_TIMING11_SPUR_DELTA_PHASE 0x000FFFFF
40 #define AR_PHY_TIMING11_SPUR_DELTA_PHASE_S 0
42 #define AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC 0x40000000
43 #define AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC_S 30
45 #define AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR 0x80000000
46 #define AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR_S 31
48 #define AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT 0x4000000
49 #define AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT_S 26
51 #define AR_PHY_SPUR_REG_ENABLE_MASK_PPM 0x20000 /* bins move with freq offset */
52 #define AR_PHY_SPUR_REG_ENABLE_MASK_PPM_S 17
53 #define AR_PHY_SPUR_REG_SPUR_RSSI_THRESH 0x000000FF
54 #define AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S 0
55 #define AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI 0x00000100
56 #define AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI_S 8
57 #define AR_PHY_SPUR_REG_MASK_RATE_CNTL 0x03FC0000
58 #define AR_PHY_SPUR_REG_MASK_RATE_CNTL_S 18
60 #define AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN 0x20000000
61 #define AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN_S 29
63 #define AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN 0x80000000
64 #define AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN_S 31
66 #define AR_PHY_FIND_SIG_LOW (AR_CHAN_BASE + 0x20)
68 #define AR_PHY_SFCORR (AR_CHAN_BASE + 0x24)
69 #define AR_PHY_SFCORR_LOW (AR_CHAN_BASE + 0x28)
70 #define AR_PHY_SFCORR_EXT (AR_CHAN_BASE + 0x2c)
72 #define AR_PHY_EXT_CCA (AR_CHAN_BASE + 0x30)
73 #define AR_PHY_RADAR_0 (AR_CHAN_BASE + 0x34)
74 #define AR_PHY_RADAR_1 (AR_CHAN_BASE + 0x38)
75 #define AR_PHY_RADAR_EXT (AR_CHAN_BASE + 0x3c)
76 #define AR_PHY_MULTICHAIN_CTRL (AR_CHAN_BASE + 0x80)
77 #define AR_PHY_PERCHAIN_CSD (AR_CHAN_BASE + 0x84)
79 #define AR_PHY_TX_PHASE_RAMP_0 (AR_CHAN_BASE + 0xd0)
80 #define AR_PHY_ADC_GAIN_DC_CORR_0 (AR_CHAN_BASE + 0xd4)
81 #define AR_PHY_IQ_ADC_MEAS_0_B0 (AR_CHAN_BASE + 0xc0)
82 #define AR_PHY_IQ_ADC_MEAS_1_B0 (AR_CHAN_BASE + 0xc4)
83 #define AR_PHY_IQ_ADC_MEAS_2_B0 (AR_CHAN_BASE + 0xc8)
84 #define AR_PHY_IQ_ADC_MEAS_3_B0 (AR_CHAN_BASE + 0xcc)
86 /* The following registers changed position from AR9300 1.0 to AR9300 2.0 */
87 #define AR_PHY_TX_PHASE_RAMP_0_9300_10 (AR_CHAN_BASE + 0xd0 - 0x10)
88 #define AR_PHY_ADC_GAIN_DC_CORR_0_9300_10 (AR_CHAN_BASE + 0xd4 - 0x10)
89 #define AR_PHY_IQ_ADC_MEAS_0_B0_9300_10 (AR_CHAN_BASE + 0xc0 + 0x8)
90 #define AR_PHY_IQ_ADC_MEAS_1_B0_9300_10 (AR_CHAN_BASE + 0xc4 + 0x8)
91 #define AR_PHY_IQ_ADC_MEAS_2_B0_9300_10 (AR_CHAN_BASE + 0xc8 + 0x8)
92 #define AR_PHY_IQ_ADC_MEAS_3_B0_9300_10 (AR_CHAN_BASE + 0xcc + 0x8)
94 #define AR_PHY_TX_CRC (AR_CHAN_BASE + 0xa0)
95 #define AR_PHY_TST_DAC_CONST (AR_CHAN_BASE + 0xa4)
96 #define AR_PHY_SPUR_REPORT_0 (AR_CHAN_BASE + 0xa8)
97 #define AR_PHY_CHAN_INFO_TAB_0 (AR_CHAN_BASE + 0x300)
100 * Channel Field Definitions
102 #define AR_PHY_TIMING2_USE_FORCE_PPM 0x00001000
103 #define AR_PHY_TIMING2_FORCE_PPM_VAL 0x00000fff
104 #define AR_PHY_TIMING3_DSC_MAN 0xFFFE0000
105 #define AR_PHY_TIMING3_DSC_MAN_S 17
106 #define AR_PHY_TIMING3_DSC_EXP 0x0001E000
107 #define AR_PHY_TIMING3_DSC_EXP_S 13
108 #define AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX 0xF000
109 #define AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_S 12
110 #define AR_PHY_TIMING4_DO_CAL 0x10000
112 #define AR_PHY_TIMING4_ENABLE_PILOT_MASK 0x10000000
113 #define AR_PHY_TIMING4_ENABLE_PILOT_MASK_S 28
114 #define AR_PHY_TIMING4_ENABLE_CHAN_MASK 0x20000000
115 #define AR_PHY_TIMING4_ENABLE_CHAN_MASK_S 29
117 #define AR_PHY_TIMING4_ENABLE_SPUR_FILTER 0x40000000
118 #define AR_PHY_TIMING4_ENABLE_SPUR_FILTER_S 30
119 #define AR_PHY_TIMING4_ENABLE_SPUR_RSSI 0x80000000
120 #define AR_PHY_TIMING4_ENABLE_SPUR_RSSI_S 31
122 #define AR_PHY_NEW_ADC_GAIN_CORR_ENABLE 0x40000000
123 #define AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE 0x80000000
124 #define AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW 0x00000001
125 #define AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW 0x00003F00
126 #define AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S 8
127 #define AR_PHY_SFCORR_LOW_M1_THRESH_LOW 0x001FC000
128 #define AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S 14
129 #define AR_PHY_SFCORR_LOW_M2_THRESH_LOW 0x0FE00000
130 #define AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S 21
131 #define AR_PHY_SFCORR_M2COUNT_THR 0x0000001F
132 #define AR_PHY_SFCORR_M2COUNT_THR_S 0
133 #define AR_PHY_SFCORR_M1_THRESH 0x00FE0000
134 #define AR_PHY_SFCORR_M1_THRESH_S 17
135 #define AR_PHY_SFCORR_M2_THRESH 0x7F000000
136 #define AR_PHY_SFCORR_M2_THRESH_S 24
137 #define AR_PHY_SFCORR_EXT_M1_THRESH 0x0000007F
138 #define AR_PHY_SFCORR_EXT_M1_THRESH_S 0
139 #define AR_PHY_SFCORR_EXT_M2_THRESH 0x00003F80
140 #define AR_PHY_SFCORR_EXT_M2_THRESH_S 7
141 #define AR_PHY_SFCORR_EXT_M1_THRESH_LOW 0x001FC000
142 #define AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S 14
143 #define AR_PHY_SFCORR_EXT_M2_THRESH_LOW 0x0FE00000
144 #define AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S 21
145 #define AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD 0x10000000
146 #define AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD_S 28
147 #define AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S 28
148 #define AR_PHY_EXT_CCA_THRESH62 0x007F0000
149 #define AR_PHY_EXT_CCA_THRESH62_S 16
150 #define AR_PHY_EXT_MINCCA_PWR 0x01FF0000
151 #define AR_PHY_EXT_MINCCA_PWR_S 16
152 #define AR_PHY_TIMING5_CYCPWR_THR1 0x000000FE
153 #define AR_PHY_TIMING5_CYCPWR_THR1_S 1
154 #define AR_PHY_TIMING5_CYCPWR_THR1_ENABLE 0x00000001
155 #define AR_PHY_TIMING5_CYCPWR_THR1_ENABLE_S 0
156 #define AR_PHY_TIMING5_CYCPWR_THR1A 0x007F0000
157 #define AR_PHY_TIMING5_CYCPWR_THR1A_S 16
158 #define AR_PHY_TIMING5_RSSI_THR1A (0x7F << 16)
159 #define AR_PHY_TIMING5_RSSI_THR1A_S 16
160 #define AR_PHY_TIMING5_RSSI_THR1A_ENA (0x1 << 15)
161 #define AR_PHY_RADAR_0_ENA 0x00000001
162 #define AR_PHY_RADAR_0_FFT_ENA 0x80000000
163 #define AR_PHY_RADAR_0_INBAND 0x0000003e
164 #define AR_PHY_RADAR_0_INBAND_S 1
165 #define AR_PHY_RADAR_0_PRSSI 0x00000FC0
166 #define AR_PHY_RADAR_0_PRSSI_S 6
167 #define AR_PHY_RADAR_0_HEIGHT 0x0003F000
168 #define AR_PHY_RADAR_0_HEIGHT_S 12
169 #define AR_PHY_RADAR_0_RRSSI 0x00FC0000
170 #define AR_PHY_RADAR_0_RRSSI_S 18
171 #define AR_PHY_RADAR_0_FIRPWR 0x7F000000
172 #define AR_PHY_RADAR_0_FIRPWR_S 24
173 #define AR_PHY_RADAR_1_RELPWR_ENA 0x00800000
174 #define AR_PHY_RADAR_1_USE_FIR128 0x00400000
175 #define AR_PHY_RADAR_1_RELPWR_THRESH 0x003F0000
176 #define AR_PHY_RADAR_1_RELPWR_THRESH_S 16
177 #define AR_PHY_RADAR_1_BLOCK_CHECK 0x00008000
178 #define AR_PHY_RADAR_1_MAX_RRSSI 0x00004000
179 #define AR_PHY_RADAR_1_RELSTEP_CHECK 0x00002000
180 #define AR_PHY_RADAR_1_RELSTEP_THRESH 0x00001F00
181 #define AR_PHY_RADAR_1_RELSTEP_THRESH_S 8
182 #define AR_PHY_RADAR_1_MAXLEN 0x000000FF
183 #define AR_PHY_RADAR_1_MAXLEN_S 0
184 #define AR_PHY_RADAR_EXT_ENA 0x00004000
185 #define AR_PHY_RADAR_DC_PWR_THRESH 0x007f8000
186 #define AR_PHY_RADAR_DC_PWR_THRESH_S 15
187 #define AR_PHY_RADAR_LB_DC_CAP 0x7f800000
188 #define AR_PHY_RADAR_LB_DC_CAP_S 23
189 #define AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW (0x3f << 6)
190 #define AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_S 6
191 #define AR_PHY_FIND_SIG_LOW_FIRPWR (0x7f << 12)
192 #define AR_PHY_FIND_SIG_LOW_FIRPWR_S 12
193 #define AR_PHY_FIND_SIG_LOW_FIRPWR_SIGN_BIT 19
194 #define AR_PHY_FIND_SIG_LOW_RELSTEP 0x1f
195 #define AR_PHY_FIND_SIG_LOW_RELSTEP_S 0
196 #define AR_PHY_FIND_SIG_LOW_RELSTEP_SIGN_BIT 5
197 #define AR_PHY_CHAN_INFO_TAB_S2_READ 0x00000008
198 #define AR_PHY_CHAN_INFO_TAB_S2_READ_S 3
199 #define AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF 0x0000007F
200 #define AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_S 0
201 #define AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF 0x00003F80
202 #define AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_S 7
203 #define AR_PHY_RX_IQCAL_CORR_IQCORR_ENABLE 0x00004000
204 #define AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF 0x003f8000
205 #define AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_S 15
206 #define AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF 0x1fc00000
207 #define AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_S 22
212 #define AR_MRC_BASE 0x9c00
214 #define AR_PHY_TIMING_3A (AR_MRC_BASE + 0x0)
215 #define AR_PHY_LDPC_CNTL1 (AR_MRC_BASE + 0x4)
216 #define AR_PHY_LDPC_CNTL2 (AR_MRC_BASE + 0x8)
217 #define AR_PHY_PILOT_SPUR_MASK (AR_MRC_BASE + 0xc)
218 #define AR_PHY_CHAN_SPUR_MASK (AR_MRC_BASE + 0x10)
219 #define AR_PHY_SGI_DELTA (AR_MRC_BASE + 0x14)
220 #define AR_PHY_ML_CNTL_1 (AR_MRC_BASE + 0x18)
221 #define AR_PHY_ML_CNTL_2 (AR_MRC_BASE + 0x1c)
222 #define AR_PHY_TST_ADC (AR_MRC_BASE + 0x20)
224 #define AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A 0x00000FE0
225 #define AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_S 5
226 #define AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A 0x1F
227 #define AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_S 0
229 #define AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A 0x00000FE0
230 #define AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_S 5
231 #define AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A 0x1F
232 #define AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_S 0
235 * MRC Feild Definitions
237 #define AR_PHY_SGI_DSC_MAN 0x0007FFF0
238 #define AR_PHY_SGI_DSC_MAN_S 4
239 #define AR_PHY_SGI_DSC_EXP 0x0000000F
240 #define AR_PHY_SGI_DSC_EXP_S 0
244 #define AR_BBB_BASE 0x9d00
249 #define AR_AGC_BASE 0x9e00
251 #define AR_PHY_SETTLING (AR_AGC_BASE + 0x0)
252 #define AR_PHY_FORCEMAX_GAINS_0 (AR_AGC_BASE + 0x4)
253 #define AR_PHY_GAINS_MINOFF0 (AR_AGC_BASE + 0x8)
254 #define AR_PHY_DESIRED_SZ (AR_AGC_BASE + 0xc)
255 #define AR_PHY_FIND_SIG (AR_AGC_BASE + 0x10)
256 #define AR_PHY_AGC (AR_AGC_BASE + 0x14)
257 #define AR_PHY_EXT_ATTEN_CTL_0 (AR_AGC_BASE + 0x18)
258 #define AR_PHY_CCA_0 (AR_AGC_BASE + 0x1c)
259 #define AR_PHY_EXT_CCA0 (AR_AGC_BASE + 0x20)
260 #define AR_PHY_RESTART (AR_AGC_BASE + 0x24)
261 #define AR_PHY_MC_GAIN_CTRL (AR_AGC_BASE + 0x28)
262 #define AR_PHY_EXTCHN_PWRTHR1 (AR_AGC_BASE + 0x2c)
263 #define AR_PHY_EXT_CHN_WIN (AR_AGC_BASE + 0x30)
264 #define AR_PHY_20_40_DET_THR (AR_AGC_BASE + 0x34)
265 #define AR_PHY_RIFS_SRCH (AR_AGC_BASE + 0x38)
266 #define AR_PHY_PEAK_DET_CTRL_1 (AR_AGC_BASE + 0x3c)
267 #define AR_PHY_PEAK_DET_CTRL_2 (AR_AGC_BASE + 0x40)
268 #define AR_PHY_RX_GAIN_BOUNDS_1 (AR_AGC_BASE + 0x44)
269 #define AR_PHY_RX_GAIN_BOUNDS_2 (AR_AGC_BASE + 0x48)
270 #define AR_PHY_RSSI_0 (AR_AGC_BASE + 0x180)
271 #define AR_PHY_SPUR_CCK_REP0 (AR_AGC_BASE + 0x184)
272 #define AR_PHY_CCK_DETECT (AR_AGC_BASE + 0x1c0)
273 #define AR_PHY_DAG_CTRLCCK (AR_AGC_BASE + 0x1c4)
274 #define AR_PHY_IQCORR_CTRL_CCK (AR_AGC_BASE + 0x1c8)
276 #define AR_PHY_CCK_SPUR_MIT (AR_AGC_BASE + 0x1cc)
277 #define AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR 0x000001fe
278 #define AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_S 1
279 #define AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE 0x60000000
280 #define AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_S 29
281 #define AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT 0x00000001
282 #define AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_S 0
283 #define AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ 0x1ffffe00
284 #define AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_S 9
286 #define AR_PHY_RX_OCGAIN (AR_AGC_BASE + 0x200)
288 #define AR_PHY_CCA_NOM_VAL_9300_2GHZ -110
289 #define AR_PHY_CCA_NOM_VAL_9300_5GHZ -115
290 #define AR_PHY_CCA_MIN_GOOD_VAL_9300_2GHZ -125
291 #define AR_PHY_CCA_MIN_GOOD_VAL_9300_5GHZ -125
292 #define AR_PHY_CCA_MAX_GOOD_VAL_9300_2GHZ -95
293 #define AR_PHY_CCA_MAX_GOOD_VAL_9300_5GHZ -100
296 * AGC Field Definitions
298 #define AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN 0x00FC0000
299 #define AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_S 18
300 #define AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN 0x00003C00
301 #define AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_S 10
302 #define AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN 0x0000001F
303 #define AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_S 0
304 #define AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN 0x003E0000
305 #define AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_S 17
306 #define AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN 0x0001F000
307 #define AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_S 12
308 #define AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB 0x00000FC0
309 #define AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_S 6
310 #define AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB 0x0000003F
311 #define AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_S 0
312 #define AR_PHY_RXGAIN_TXRX_ATTEN 0x0003F000
313 #define AR_PHY_RXGAIN_TXRX_ATTEN_S 12
314 #define AR_PHY_RXGAIN_TXRX_RF_MAX 0x007C0000
315 #define AR_PHY_RXGAIN_TXRX_RF_MAX_S 18
316 #define AR9280_PHY_RXGAIN_TXRX_ATTEN 0x00003F80
317 #define AR9280_PHY_RXGAIN_TXRX_ATTEN_S 7
318 #define AR9280_PHY_RXGAIN_TXRX_MARGIN 0x001FC000
319 #define AR9280_PHY_RXGAIN_TXRX_MARGIN_S 14
320 #define AR_PHY_SETTLING_SWITCH 0x00003F80
321 #define AR_PHY_SETTLING_SWITCH_S 7
322 #define AR_PHY_DESIRED_SZ_ADC 0x000000FF
323 #define AR_PHY_DESIRED_SZ_ADC_S 0
324 #define AR_PHY_DESIRED_SZ_PGA 0x0000FF00
325 #define AR_PHY_DESIRED_SZ_PGA_S 8
326 #define AR_PHY_DESIRED_SZ_TOT_DES 0x0FF00000
327 #define AR_PHY_DESIRED_SZ_TOT_DES_S 20
328 #define AR_PHY_MINCCA_PWR 0x1FF00000
329 #define AR_PHY_MINCCA_PWR_S 20
330 #define AR_PHY_CCA_THRESH62 0x0007F000
331 #define AR_PHY_CCA_THRESH62_S 12
332 #define AR9280_PHY_MINCCA_PWR 0x1FF00000
333 #define AR9280_PHY_MINCCA_PWR_S 20
334 #define AR9280_PHY_CCA_THRESH62 0x000FF000
335 #define AR9280_PHY_CCA_THRESH62_S 12
336 #define AR_PHY_EXT_CCA0_THRESH62 0x000000FF
337 #define AR_PHY_EXT_CCA0_THRESH62_S 0
338 #define AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK 0x0000003F
339 #define AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S 0
340 #define AR_PHY_CCK_DETECT_ANT_SWITCH_TIME 0x00001FC0
341 #define AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S 6
342 #define AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV 0x2000
344 #define AR_PHY_DAG_CTRLCCK_EN_RSSI_THR 0x00000200
345 #define AR_PHY_DAG_CTRLCCK_EN_RSSI_THR_S 9
346 #define AR_PHY_DAG_CTRLCCK_RSSI_THR 0x0001FC00
347 #define AR_PHY_DAG_CTRLCCK_RSSI_THR_S 10
349 #define AR_PHY_RIFS_INIT_DELAY 0x3ff0000
350 #define AR_PHY_AGC_COARSE_LOW 0x00007F80
351 #define AR_PHY_AGC_COARSE_LOW_S 7
352 #define AR_PHY_AGC_COARSE_HIGH 0x003F8000
353 #define AR_PHY_AGC_COARSE_HIGH_S 15
354 #define AR_PHY_AGC_COARSE_PWR_CONST 0x0000007F
355 #define AR_PHY_AGC_COARSE_PWR_CONST_S 0
356 #define AR_PHY_FIND_SIG_FIRSTEP 0x0003F000
357 #define AR_PHY_FIND_SIG_FIRSTEP_S 12
358 #define AR_PHY_FIND_SIG_FIRPWR 0x03FC0000
359 #define AR_PHY_FIND_SIG_FIRPWR_S 18
360 #define AR_PHY_FIND_SIG_FIRPWR_SIGN_BIT 25
361 #define AR_PHY_FIND_SIG_RELPWR (0x1f << 6)
362 #define AR_PHY_FIND_SIG_RELPWR_S 6
363 #define AR_PHY_FIND_SIG_RELPWR_SIGN_BIT 11
364 #define AR_PHY_FIND_SIG_RELSTEP 0x1f
365 #define AR_PHY_FIND_SIG_RELSTEP_S 0
366 #define AR_PHY_FIND_SIG_RELSTEP_SIGN_BIT 5
367 #define AR_PHY_RESTART_DIV_GC 0x001C0000
368 #define AR_PHY_RESTART_DIV_GC_S 18
369 #define AR_PHY_RESTART_ENA 0x01
370 #define AR_PHY_DC_RESTART_DIS 0x40000000
372 #define AR_PHY_TPC_OLPC_GAIN_DELTA_PAL_ON 0xFF000000
373 #define AR_PHY_TPC_OLPC_GAIN_DELTA_PAL_ON_S 24
374 #define AR_PHY_TPC_OLPC_GAIN_DELTA 0x00FF0000
375 #define AR_PHY_TPC_OLPC_GAIN_DELTA_S 16
377 #define AR_PHY_TPC_6_ERROR_EST_MODE 0x03000000
378 #define AR_PHY_TPC_6_ERROR_EST_MODE_S 24
383 #define AR_SM_BASE 0xa200
385 #define AR_PHY_D2_CHIP_ID (AR_SM_BASE + 0x0)
386 #define AR_PHY_GEN_CTRL (AR_SM_BASE + 0x4)
387 #define AR_PHY_MODE (AR_SM_BASE + 0x8)
388 #define AR_PHY_ACTIVE (AR_SM_BASE + 0xc)
389 #define AR_PHY_SPUR_MASK_A (AR_SM_BASE + 0x20)
390 #define AR_PHY_SPUR_MASK_B (AR_SM_BASE + 0x24)
391 #define AR_PHY_SPECTRAL_SCAN (AR_SM_BASE + 0x28)
392 #define AR_PHY_RADAR_BW_FILTER (AR_SM_BASE + 0x2c)
393 #define AR_PHY_SEARCH_START_DELAY (AR_SM_BASE + 0x30)
394 #define AR_PHY_MAX_RX_LEN (AR_SM_BASE + 0x34)
395 #define AR_PHY_FRAME_CTL (AR_SM_BASE + 0x38)
396 #define AR_PHY_RFBUS_REQ (AR_SM_BASE + 0x3c)
397 #define AR_PHY_RFBUS_GRANT (AR_SM_BASE + 0x40)
398 #define AR_PHY_RIFS (AR_SM_BASE + 0x44)
399 #define AR_PHY_RX_CLR_DELAY (AR_SM_BASE + 0x50)
400 #define AR_PHY_RX_DELAY (AR_SM_BASE + 0x54)
402 #define AR_PHY_XPA_TIMING_CTL (AR_SM_BASE + 0x64)
403 #define AR_PHY_MISC_PA_CTL (AR_SM_BASE + 0x80)
404 #define AR_PHY_SWITCH_CHAIN_0 (AR_SM_BASE + 0x84)
405 #define AR_PHY_SWITCH_COM (AR_SM_BASE + 0x88)
406 #define AR_PHY_SWITCH_COM_2 (AR_SM_BASE + 0x8c)
407 #define AR_PHY_RX_CHAINMASK (AR_SM_BASE + 0xa0)
408 #define AR_PHY_CAL_CHAINMASK (AR_SM_BASE + 0xc0)
409 #define AR_PHY_CALMODE (AR_SM_BASE + 0xc8)
410 #define AR_PHY_FCAL_1 (AR_SM_BASE + 0xcc)
411 #define AR_PHY_FCAL_2_0 (AR_SM_BASE + 0xd0)
412 #define AR_PHY_DFT_TONE_CTL_0 (AR_SM_BASE + 0xd4)
413 #define AR_PHY_CL_CAL_CTL (AR_SM_BASE + 0xd8)
414 #define AR_PHY_CL_TAB_0 (AR_SM_BASE + 0x100)
415 #define AR_PHY_SYNTH_CONTROL (AR_SM_BASE + 0x140)
416 #define AR_PHY_ADDAC_CLK_SEL (AR_SM_BASE + 0x144)
417 #define AR_PHY_PLL_CTL (AR_SM_BASE + 0x148)
418 #define AR_PHY_ANALOG_SWAP (AR_SM_BASE + 0x14c)
419 #define AR_PHY_ADDAC_PARA_CTL (AR_SM_BASE + 0x150)
420 #define AR_PHY_XPA_CFG (AR_SM_BASE + 0x158)
422 #define AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A 0x0001FC00
423 #define AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_S 10
424 #define AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A 0x3FF
425 #define AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_S 0
427 #define AR_PHY_TEST (AR_SM_BASE + 0x160)
429 #define AR_PHY_TEST_BBB_OBS_SEL 0x780000
430 #define AR_PHY_TEST_BBB_OBS_SEL_S 19
432 #define AR_PHY_TEST_RX_OBS_SEL_BIT5_S 23
433 #define AR_PHY_TEST_RX_OBS_SEL_BIT5 (1 << AR_PHY_TEST_RX_OBS_SEL_BIT5_S)
435 #define AR_PHY_TEST_CHAIN_SEL 0xC0000000
436 #define AR_PHY_TEST_CHAIN_SEL_S 30
438 #define AR_PHY_TEST_CTL_STATUS (AR_SM_BASE + 0x164)
439 #define AR_PHY_TEST_CTL_TSTDAC_EN 0x1
440 #define AR_PHY_TEST_CTL_TSTDAC_EN_S 0
441 #define AR_PHY_TEST_CTL_TX_OBS_SEL 0x1C
442 #define AR_PHY_TEST_CTL_TX_OBS_SEL_S 2
443 #define AR_PHY_TEST_CTL_TX_OBS_MUX_SEL 0x60
444 #define AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_S 5
445 #define AR_PHY_TEST_CTL_TSTADC_EN 0x100
446 #define AR_PHY_TEST_CTL_TSTADC_EN_S 8
447 #define AR_PHY_TEST_CTL_RX_OBS_SEL 0x3C00
448 #define AR_PHY_TEST_CTL_RX_OBS_SEL_S 10
451 #define AR_PHY_TSTDAC (AR_SM_BASE + 0x168)
453 #define AR_PHY_CHAN_STATUS (AR_SM_BASE + 0x16c)
454 #define AR_PHY_CHAN_INFO_MEMORY (AR_SM_BASE + 0x170)
455 #define AR_PHY_CHNINFO_NOISEPWR (AR_SM_BASE + 0x174)
456 #define AR_PHY_CHNINFO_GAINDIFF (AR_SM_BASE + 0x178)
457 #define AR_PHY_CHNINFO_FINETIM (AR_SM_BASE + 0x17c)
458 #define AR_PHY_CHAN_INFO_GAIN_0 (AR_SM_BASE + 0x180)
459 #define AR_PHY_SCRAMBLER_SEED (AR_SM_BASE + 0x190)
460 #define AR_PHY_CCK_TX_CTRL (AR_SM_BASE + 0x194)
462 #define AR_PHY_HEAVYCLIP_CTL (AR_SM_BASE + 0x1a4)
463 #define AR_PHY_HEAVYCLIP_20 (AR_SM_BASE + 0x1a8)
464 #define AR_PHY_HEAVYCLIP_40 (AR_SM_BASE + 0x1ac)
465 #define AR_PHY_ILLEGAL_TXRATE (AR_SM_BASE + 0x1b0)
467 #define AR_PHY_PWRTX_MAX (AR_SM_BASE + 0x1f0)
468 #define AR_PHY_POWER_TX_SUB (AR_SM_BASE + 0x1f4)
470 #define AR_PHY_TPC_4_B0 (AR_SM_BASE + 0x204)
471 #define AR_PHY_TPC_5_B0 (AR_SM_BASE + 0x208)
472 #define AR_PHY_TPC_6_B0 (AR_SM_BASE + 0x20c)
473 #define AR_PHY_TPC_11_B0 (AR_SM_BASE + 0x220)
474 #define AR_PHY_TPC_18 (AR_SM_BASE + 0x23c)
475 #define AR_PHY_TPC_19 (AR_SM_BASE + 0x240)
477 #define AR_PHY_TX_FORCED_GAIN (AR_SM_BASE + 0x258)
479 #define AR_PHY_PDADC_TAB_0 (AR_SM_BASE + 0x280)
481 #define AR_PHY_TX_IQCAL_CONTROL_1 (AR_SM_BASE + 0x448)
482 #define AR_PHY_TX_IQCAL_START (AR_SM_BASE + 0x440)
483 #define AR_PHY_TX_IQCAL_STATUS_B0 (AR_SM_BASE + 0x48c)
484 #define AR_PHY_TX_IQCAL_CORR_COEFF_01_B0 (AR_SM_BASE + 0x450)
486 #define AR_PHY_PANIC_WD_STATUS (AR_SM_BASE + 0x5c0)
487 #define AR_PHY_PANIC_WD_CTL_1 (AR_SM_BASE + 0x5c4)
488 #define AR_PHY_PANIC_WD_CTL_2 (AR_SM_BASE + 0x5c8)
489 #define AR_PHY_BT_CTL (AR_SM_BASE + 0x5cc)
490 #define AR_PHY_ONLY_WARMRESET (AR_SM_BASE + 0x5d0)
491 #define AR_PHY_ONLY_CTL (AR_SM_BASE + 0x5d4)
492 #define AR_PHY_ECO_CTRL (AR_SM_BASE + 0x5dc)
493 #define AR_PHY_BB_THERM_ADC_1 (AR_SM_BASE + 0x248)
495 #define AR_PHY_65NM_CH0_SYNTH4 0x1608c
496 #define AR_PHY_SYNTH4_LONG_SHIFT_SELECT 0x00000002
497 #define AR_PHY_SYNTH4_LONG_SHIFT_SELECT_S 1
498 #define AR_PHY_65NM_CH0_SYNTH7 0x16098
499 #define AR_PHY_65NM_CH0_BIAS1 0x160c0
500 #define AR_PHY_65NM_CH0_BIAS2 0x160c4
501 #define AR_PHY_65NM_CH0_BIAS4 0x160cc
502 #define AR_PHY_65NM_CH0_RXTX4 0x1610c
503 #define AR_PHY_65NM_CH0_THERM 0x16290
505 #define AR_PHY_65NM_CH0_THERM_LOCAL 0x80000000
506 #define AR_PHY_65NM_CH0_THERM_LOCAL_S 31
507 #define AR_PHY_65NM_CH0_THERM_START 0x20000000
508 #define AR_PHY_65NM_CH0_THERM_START_S 29
509 #define AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT 0x0000ff00
510 #define AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_S 8
512 #define AR_PHY_65NM_CH0_RXTX1 0x16100
513 #define AR_PHY_65NM_CH0_RXTX2 0x16104
514 #define AR_PHY_65NM_CH1_RXTX1 0x16500
515 #define AR_PHY_65NM_CH1_RXTX2 0x16504
516 #define AR_PHY_65NM_CH2_RXTX1 0x16900
517 #define AR_PHY_65NM_CH2_RXTX2 0x16904
519 #define AR_PHY_RX1DB_BIQUAD_LONG_SHIFT 0x00380000
520 #define AR_PHY_RX1DB_BIQUAD_LONG_SHIFT_S 19
521 #define AR_PHY_RX6DB_BIQUAD_LONG_SHIFT 0x00c00000
522 #define AR_PHY_RX6DB_BIQUAD_LONG_SHIFT_S 22
523 #define AR_PHY_LNAGAIN_LONG_SHIFT 0xe0000000
524 #define AR_PHY_LNAGAIN_LONG_SHIFT_S 29
525 #define AR_PHY_MXRGAIN_LONG_SHIFT 0x03000000
526 #define AR_PHY_MXRGAIN_LONG_SHIFT_S 24
527 #define AR_PHY_VGAGAIN_LONG_SHIFT 0x1c000000
528 #define AR_PHY_VGAGAIN_LONG_SHIFT_S 26
529 #define AR_PHY_SCFIR_GAIN_LONG_SHIFT 0x00000001
530 #define AR_PHY_SCFIR_GAIN_LONG_SHIFT_S 0
531 #define AR_PHY_MANRXGAIN_LONG_SHIFT 0x00000002
532 #define AR_PHY_MANRXGAIN_LONG_SHIFT_S 1
535 * SM Field Definitions
537 #define AR_PHY_CL_CAL_ENABLE 0x00000002
538 #define AR_PHY_PARALLEL_CAL_ENABLE 0x00000001
539 #define AR_PHY_TPCRG1_PD_CAL_ENABLE 0x00400000
540 #define AR_PHY_TPCRG1_PD_CAL_ENABLE_S 22
542 #define AR_PHY_ADDAC_PARACTL_OFF_PWDADC 0x00008000
544 #define AR_PHY_FCAL20_CAP_STATUS_0 0x01f00000
545 #define AR_PHY_FCAL20_CAP_STATUS_0_S 20
547 #define AR_PHY_RFBUS_REQ_EN 0x00000001 /* request for RF bus */
548 #define AR_PHY_RFBUS_GRANT_EN 0x00000001 /* RF bus granted */
549 #define AR_PHY_GC_TURBO_MODE 0x00000001 /* set turbo mode bits */
550 #define AR_PHY_GC_TURBO_SHORT 0x00000002 /* set short symbols to turbo mode setting */
551 #define AR_PHY_GC_DYN2040_EN 0x00000004 /* enable dyn 20/40 mode */
552 #define AR_PHY_GC_DYN2040_PRI_ONLY 0x00000008 /* dyn 20/40 - primary only */
553 #define AR_PHY_GC_DYN2040_PRI_CH 0x00000010 /* dyn 20/40 - primary ch offset (0=+10MHz, 1=-10MHz)*/
554 #define AR_PHY_GC_DYN2040_PRI_CH_S 4
555 #define AR_PHY_GC_DYN2040_EXT_CH 0x00000020 /* dyn 20/40 - ext ch spacing (0=20MHz/ 1=25MHz) */
556 #define AR_PHY_GC_HT_EN 0x00000040 /* ht enable */
557 #define AR_PHY_GC_SHORT_GI_40 0x00000080 /* allow short GI for HT 40 */
558 #define AR_PHY_GC_WALSH 0x00000100 /* walsh spatial spreading for 2 chains,2 streams TX */
559 #define AR_PHY_GC_SINGLE_HT_LTF1 0x00000200 /* single length (4us) 1st HT long training symbol */
560 #define AR_PHY_GC_GF_DETECT_EN 0x00000400 /* enable Green Field detection. Only affects rx, not tx */
561 #define AR_PHY_GC_ENABLE_DAC_FIFO 0x00000800 /* fifo between bb and dac */
562 #define AR_PHY_RX_DELAY_DELAY 0x00003FFF /* delay from wakeup to rx ena */
564 #define AR_PHY_CALMODE_IQ 0x00000000
565 #define AR_PHY_CALMODE_ADC_GAIN 0x00000001
566 #define AR_PHY_CALMODE_ADC_DC_PER 0x00000002
567 #define AR_PHY_CALMODE_ADC_DC_INIT 0x00000003
568 #define AR_PHY_SWAP_ALT_CHAIN 0x00000040
569 #define AR_PHY_MODE_OFDM 0x00000000
570 #define AR_PHY_MODE_CCK 0x00000001
571 #define AR_PHY_MODE_DYNAMIC 0x00000004
572 #define AR_PHY_MODE_DYNAMIC_S 2
573 #define AR_PHY_MODE_HALF 0x00000020
574 #define AR_PHY_MODE_QUARTER 0x00000040
575 #define AR_PHY_MAC_CLK_MODE 0x00000080
576 #define AR_PHY_MODE_DYN_CCK_DISABLE 0x00000100
577 #define AR_PHY_MODE_SVD_HALF 0x00000200
578 #define AR_PHY_ACTIVE_EN 0x00000001
579 #define AR_PHY_ACTIVE_DIS 0x00000000
580 #define AR_PHY_FORCE_XPA_CFG 0x000000001
581 #define AR_PHY_FORCE_XPA_CFG_S 0
582 #define AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF 0xFF000000
583 #define AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_S 24
584 #define AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF 0x00FF0000
585 #define AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_S 16
586 #define AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON 0x0000FF00
587 #define AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_S 8
588 #define AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON 0x000000FF
589 #define AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_S 0
590 #define AR_PHY_TX_END_TO_A2_RX_ON 0x00FF0000
591 #define AR_PHY_TX_END_TO_A2_RX_ON_S 16
592 #define AR_PHY_TX_END_DATA_START 0x000000FF
593 #define AR_PHY_TX_END_DATA_START_S 0
594 #define AR_PHY_TX_END_PA_ON 0x0000FF00
595 #define AR_PHY_TX_END_PA_ON_S 8
596 #define AR_PHY_TPCRG5_PD_GAIN_OVERLAP 0x0000000F
597 #define AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S 0
598 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1 0x000003F0
599 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S 4
600 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2 0x0000FC00
601 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S 10
602 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3 0x003F0000
603 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S 16
604 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4 0x0FC00000
605 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S 22
606 #define AR_PHY_TPCRG1_NUM_PD_GAIN 0x0000c000
607 #define AR_PHY_TPCRG1_NUM_PD_GAIN_S 14
608 #define AR_PHY_TPCRG1_PD_GAIN_1 0x00030000
609 #define AR_PHY_TPCRG1_PD_GAIN_1_S 16
610 #define AR_PHY_TPCRG1_PD_GAIN_2 0x000C0000
611 #define AR_PHY_TPCRG1_PD_GAIN_2_S 18
612 #define AR_PHY_TPCRG1_PD_GAIN_3 0x00300000
613 #define AR_PHY_TPCRG1_PD_GAIN_3_S 20
614 #define AR_PHY_TPCGR1_FORCED_DAC_GAIN 0x0000003e
615 #define AR_PHY_TPCGR1_FORCED_DAC_GAIN_S 1
616 #define AR_PHY_TPCGR1_FORCE_DAC_GAIN 0x00000001
617 #define AR_PHY_TXGAIN_FORCE 0x00000001
618 #define AR_PHY_TXGAIN_FORCED_PADVGNRA 0x00003c00
619 #define AR_PHY_TXGAIN_FORCED_PADVGNRA_S 10
620 #define AR_PHY_TXGAIN_FORCED_PADVGNRB 0x0003c000
621 #define AR_PHY_TXGAIN_FORCED_PADVGNRB_S 14
622 #define AR_PHY_TXGAIN_FORCED_PADVGNRD 0x00c00000
623 #define AR_PHY_TXGAIN_FORCED_PADVGNRD_S 22
624 #define AR_PHY_TXGAIN_FORCED_TXMXRGAIN 0x000003c0
625 #define AR_PHY_TXGAIN_FORCED_TXMXRGAIN_S 6
626 #define AR_PHY_TXGAIN_FORCED_TXBB1DBGAIN 0x0000000e
627 #define AR_PHY_TXGAIN_FORCED_TXBB1DBGAIN_S 1
629 #define AR_PHY_POWER_TX_RATE1 0x9934
630 #define AR_PHY_POWER_TX_RATE2 0x9938
631 #define AR_PHY_POWER_TX_RATE_MAX 0x993c
632 #define AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE 0x00000040
633 #define PHY_AGC_CLR 0x10000000
634 #define RFSILENT_BB 0x00002000
635 #define AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK 0xFFF
636 #define AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_SIGNED_BIT 0x800
637 #define AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT 320
638 #define AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK 0x0001
639 #define AR_PHY_RX_DELAY_DELAY 0x00003FFF
640 #define AR_PHY_CCK_TX_CTRL_JAPAN 0x00000010
641 #define AR_PHY_SPECTRAL_SCAN_ENABLE 0x00000001
642 #define AR_PHY_SPECTRAL_SCAN_ENABLE_S 0
643 #define AR_PHY_SPECTRAL_SCAN_ACTIVE 0x00000002
644 #define AR_PHY_SPECTRAL_SCAN_ACTIVE_S 1
645 #define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD 0x000000F0
646 #define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S 4
647 #define AR_PHY_SPECTRAL_SCAN_PERIOD 0x0000FF00
648 #define AR_PHY_SPECTRAL_SCAN_PERIOD_S 8
649 #define AR_PHY_SPECTRAL_SCAN_COUNT 0x00FF0000
650 #define AR_PHY_SPECTRAL_SCAN_COUNT_S 16
651 #define AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT 0x01000000
652 #define AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT_S 24
653 #define AR_PHY_CHANNEL_STATUS_RX_CLEAR 0x00000004
654 #define AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT 0x01fc0000
655 #define AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_S 18
656 #define AR_PHY_TX_IQCAL_START_DO_CAL 0x00000001
657 #define AR_PHY_TX_IQCAL_START_DO_CAL_S 0
659 #define AR_PHY_TX_IQCAL_STATUS_FAILED 0x00000001
660 #define AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE 0x00003fff
661 #define AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_S 0
663 #define AR_PHY_TPC_18_THERM_CAL_VALUE 0xff
664 #define AR_PHY_TPC_18_THERM_CAL_VALUE_S 0
665 #define AR_PHY_TPC_19_ALPHA_THERM 0xff
666 #define AR_PHY_TPC_19_ALPHA_THERM_S 0
668 #define AR_PHY_65NM_CH0_RXTX4_THERM_ON 0x10000000
669 #define AR_PHY_65NM_CH0_RXTX4_THERM_ON_S 28
671 #define AR_PHY_BB_THERM_ADC_1_INIT_THERM 0x000000ff
672 #define AR_PHY_BB_THERM_ADC_1_INIT_THERM_S 0
675 * Channel 1 Register Map
677 #define AR_CHAN1_BASE 0xa800
679 #define AR_PHY_EXT_CCA_1 (AR_CHAN1_BASE + 0x30)
680 #define AR_PHY_TX_PHASE_RAMP_1 (AR_CHAN1_BASE + 0xd0)
681 #define AR_PHY_ADC_GAIN_DC_CORR_1 (AR_CHAN1_BASE + 0xd4)
683 #define AR_PHY_SPUR_REPORT_1 (AR_CHAN1_BASE + 0xa8)
684 #define AR_PHY_CHAN_INFO_TAB_1 (AR_CHAN1_BASE + 0x300)
685 #define AR_PHY_RX_IQCAL_CORR_B1 (AR_CHAN1_BASE + 0xdc)
688 * Channel 1 Field Definitions
690 #define AR_PHY_CH1_EXT_MINCCA_PWR 0x01FF0000
691 #define AR_PHY_CH1_EXT_MINCCA_PWR_S 16
696 #define AR_AGC1_BASE 0xae00
698 #define AR_PHY_FORCEMAX_GAINS_1 (AR_AGC1_BASE + 0x4)
699 #define AR_PHY_EXT_ATTEN_CTL_1 (AR_AGC1_BASE + 0x18)
700 #define AR_PHY_CCA_1 (AR_AGC1_BASE + 0x1c)
701 #define AR_PHY_CCA_CTRL_1 (AR_AGC1_BASE + 0x20)
702 #define AR_PHY_RSSI_1 (AR_AGC1_BASE + 0x180)
703 #define AR_PHY_SPUR_CCK_REP_1 (AR_AGC1_BASE + 0x184)
704 #define AR_PHY_RX_OCGAIN_2 (AR_AGC1_BASE + 0x200)
707 * AGC 1 Field Definitions
709 #define AR_PHY_CH1_MINCCA_PWR 0x1FF00000
710 #define AR_PHY_CH1_MINCCA_PWR_S 20
715 #define AR_SM1_BASE 0xb200
717 #define AR_PHY_SWITCH_CHAIN_1 (AR_SM1_BASE + 0x84)
718 #define AR_PHY_FCAL_2_1 (AR_SM1_BASE + 0xd0)
719 #define AR_PHY_DFT_TONE_CTL_1 (AR_SM1_BASE + 0xd4)
720 #define AR_PHY_CL_TAB_1 (AR_SM1_BASE + 0x100)
721 #define AR_PHY_CHAN_INFO_GAIN_1 (AR_SM1_BASE + 0x180)
722 #define AR_PHY_TPC_4_B1 (AR_SM1_BASE + 0x204)
723 #define AR_PHY_TPC_5_B1 (AR_SM1_BASE + 0x208)
724 #define AR_PHY_TPC_6_B1 (AR_SM1_BASE + 0x20c)
725 #define AR_PHY_TPC_11_B1 (AR_SM1_BASE + 0x220)
726 #define AR_PHY_PDADC_TAB_1 (AR_SM1_BASE + 0x240)
727 #define AR_PHY_TX_IQCAL_STATUS_B1 (AR_SM1_BASE + 0x48c)
728 #define AR_PHY_TX_IQCAL_CORR_COEFF_01_B1 (AR_SM1_BASE + 0x450)
731 * Channel 2 Register Map
733 #define AR_CHAN2_BASE 0xb800
735 #define AR_PHY_EXT_CCA_2 (AR_CHAN2_BASE + 0x30)
736 #define AR_PHY_TX_PHASE_RAMP_2 (AR_CHAN2_BASE + 0xd0)
737 #define AR_PHY_ADC_GAIN_DC_CORR_2 (AR_CHAN2_BASE + 0xd4)
739 #define AR_PHY_SPUR_REPORT_2 (AR_CHAN2_BASE + 0xa8)
740 #define AR_PHY_CHAN_INFO_TAB_2 (AR_CHAN2_BASE + 0x300)
741 #define AR_PHY_RX_IQCAL_CORR_B2 (AR_CHAN2_BASE + 0xdc)
744 * Channel 2 Field Definitions
746 #define AR_PHY_CH2_EXT_MINCCA_PWR 0x01FF0000
747 #define AR_PHY_CH2_EXT_MINCCA_PWR_S 16
751 #define AR_AGC2_BASE 0xbe00
753 #define AR_PHY_FORCEMAX_GAINS_2 (AR_AGC2_BASE + 0x4)
754 #define AR_PHY_EXT_ATTEN_CTL_2 (AR_AGC2_BASE + 0x18)
755 #define AR_PHY_CCA_2 (AR_AGC2_BASE + 0x1c)
756 #define AR_PHY_CCA_CTRL_2 (AR_AGC2_BASE + 0x20)
757 #define AR_PHY_RSSI_2 (AR_AGC2_BASE + 0x180)
760 * AGC 2 Field Definitions
762 #define AR_PHY_CH2_MINCCA_PWR 0x1FF00000
763 #define AR_PHY_CH2_MINCCA_PWR_S 20
768 #define AR_SM2_BASE 0xc200
770 #define AR_PHY_SWITCH_CHAIN_2 (AR_SM2_BASE + 0x84)
771 #define AR_PHY_FCAL_2_2 (AR_SM2_BASE + 0xd0)
772 #define AR_PHY_DFT_TONE_CTL_2 (AR_SM2_BASE + 0xd4)
773 #define AR_PHY_CL_TAB_2 (AR_SM2_BASE + 0x100)
774 #define AR_PHY_CHAN_INFO_GAIN_2 (AR_SM2_BASE + 0x180)
775 #define AR_PHY_TPC_4_B2 (AR_SM2_BASE + 0x204)
776 #define AR_PHY_TPC_5_B2 (AR_SM2_BASE + 0x208)
777 #define AR_PHY_TPC_6_B2 (AR_SM2_BASE + 0x20c)
778 #define AR_PHY_TPC_11_B2 (AR_SM2_BASE + 0x220)
779 #define AR_PHY_PDADC_TAB_2 (AR_SM2_BASE + 0x240)
780 #define AR_PHY_TX_IQCAL_STATUS_B2 (AR_SM2_BASE + 0x48c)
781 #define AR_PHY_TX_IQCAL_CORR_COEFF_01_B2 (AR_SM2_BASE + 0x450)
783 #define AR_PHY_TX_IQCAL_STATUS_B2_FAILED 0x00000001
788 #define AR_AGC3_BASE 0xce00
790 #define AR_PHY_RSSI_3 (AR_AGC3_BASE + 0x180)
793 * Misc helper defines
795 #define AR_PHY_CHAIN_OFFSET (AR_CHAN1_BASE - AR_CHAN_BASE)
797 #define AR_PHY_NEW_ADC_DC_GAIN_CORR(_i) (AR_PHY_ADC_GAIN_DC_CORR_0 + (AR_PHY_CHAIN_OFFSET * (_i)))
798 #define AR_PHY_NEW_ADC_DC_GAIN_CORR_9300_10(_i) (AR_PHY_ADC_GAIN_DC_CORR_0_9300_10 + (AR_PHY_CHAIN_OFFSET * (_i)))
799 #define AR_PHY_SWITCH_CHAIN(_i) (AR_PHY_SWITCH_CHAIN_0 + (AR_PHY_CHAIN_OFFSET * (_i)))
800 #define AR_PHY_EXT_ATTEN_CTL(_i) (AR_PHY_EXT_ATTEN_CTL_0 + (AR_PHY_CHAIN_OFFSET * (_i)))
802 #define AR_PHY_RXGAIN(_i) (AR_PHY_FORCEMAX_GAINS_0 + (AR_PHY_CHAIN_OFFSET * (_i)))
803 #define AR_PHY_TPCRG5(_i) (AR_PHY_TPC_5_B0 + (AR_PHY_CHAIN_OFFSET * (_i)))
804 #define AR_PHY_PDADC_TAB(_i) (AR_PHY_PDADC_TAB_0 + (AR_PHY_CHAIN_OFFSET * (_i)))
806 #define AR_PHY_CAL_MEAS_0(_i) (AR_PHY_IQ_ADC_MEAS_0_B0 + (AR_PHY_CHAIN_OFFSET * (_i)))
807 #define AR_PHY_CAL_MEAS_1(_i) (AR_PHY_IQ_ADC_MEAS_1_B0 + (AR_PHY_CHAIN_OFFSET * (_i)))
808 #define AR_PHY_CAL_MEAS_2(_i) (AR_PHY_IQ_ADC_MEAS_2_B0 + (AR_PHY_CHAIN_OFFSET * (_i)))
809 #define AR_PHY_CAL_MEAS_3(_i) (AR_PHY_IQ_ADC_MEAS_3_B0 + (AR_PHY_CHAIN_OFFSET * (_i)))
810 #define AR_PHY_CAL_MEAS_0_9300_10(_i) (AR_PHY_IQ_ADC_MEAS_0_B0_9300_10 + (AR_PHY_CHAIN_OFFSET * (_i)))
811 #define AR_PHY_CAL_MEAS_1_9300_10(_i) (AR_PHY_IQ_ADC_MEAS_1_B0_9300_10 + (AR_PHY_CHAIN_OFFSET * (_i)))
812 #define AR_PHY_CAL_MEAS_2_9300_10(_i) (AR_PHY_IQ_ADC_MEAS_2_B0_9300_10 + (AR_PHY_CHAIN_OFFSET * (_i)))
813 #define AR_PHY_CAL_MEAS_3_9300_10(_i) (AR_PHY_IQ_ADC_MEAS_3_B0_9300_10 + (AR_PHY_CHAIN_OFFSET * (_i)))
815 #define AR_PHY_BB_PANIC_NON_IDLE_ENABLE 0x00000001
816 #define AR_PHY_BB_PANIC_IDLE_ENABLE 0x00000002
817 #define AR_PHY_BB_PANIC_IDLE_MASK 0xFFFF0000
818 #define AR_PHY_BB_PANIC_NON_IDLE_MASK 0x0000FFFC
820 #define AR_PHY_BB_PANIC_RST_ENABLE 0x00000002
821 #define AR_PHY_BB_PANIC_IRQ_ENABLE 0x00000004
822 #define AR_PHY_BB_PANIC_CNTL2_MASK 0xFFFFFFF9
824 #define AR_PHY_BB_WD_STATUS 0x00000007
825 #define AR_PHY_BB_WD_STATUS_S 0
826 #define AR_PHY_BB_WD_DET_HANG 0x00000008
827 #define AR_PHY_BB_WD_DET_HANG_S 3
828 #define AR_PHY_BB_WD_RADAR_SM 0x000000F0
829 #define AR_PHY_BB_WD_RADAR_SM_S 4
830 #define AR_PHY_BB_WD_RX_OFDM_SM 0x00000F00
831 #define AR_PHY_BB_WD_RX_OFDM_SM_S 8
832 #define AR_PHY_BB_WD_RX_CCK_SM 0x0000F000
833 #define AR_PHY_BB_WD_RX_CCK_SM_S 12
834 #define AR_PHY_BB_WD_TX_OFDM_SM 0x000F0000
835 #define AR_PHY_BB_WD_TX_OFDM_SM_S 16
836 #define AR_PHY_BB_WD_TX_CCK_SM 0x00F00000
837 #define AR_PHY_BB_WD_TX_CCK_SM_S 20
838 #define AR_PHY_BB_WD_AGC_SM 0x0F000000
839 #define AR_PHY_BB_WD_AGC_SM_S 24
840 #define AR_PHY_BB_WD_SRCH_SM 0xF0000000
841 #define AR_PHY_BB_WD_SRCH_SM_S 28
843 #define AR_PHY_BB_WD_STATUS_CLR 0x00000008
845 void ar9003_hw_set_chain_masks(struct ath_hw *ah, u8 rx, u8 tx);
847 #endif /* AR9003_PHY_H */