projects / cascardo / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6897db6) | patch
arm64: dts: hip05: Append all gicv3 ITS entries
authorKefeng Wang <wangkefeng.wang@huawei.com>
Fri, 29 Jan 2016 08:39:03 +0000 (16:39 +0800)
committerWei Xu <xuwei5@hisilicon.com>
Thu, 25 Feb 2016 13:15:58 +0000 (21:15 +0800)
commitabf9c25d55e83b46a905a53f8122f0201f9090b7
tree3b6433785620e65965dfac5f349600a808c2cd5ctree | snapshot
parent6897db62bbb322124ee7a5ee527134cde76d4aa1commit | diff
arm64: dts: hip05: Append all gicv3 ITS entries

There are four subsystems in hip05 soc, peri/m3/pcie/dsa,
each subsystem has one its, append them under gicv3 node.

They will be used by hisilicon mbigen.

Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
arch/arm64/boot/dts/hisilicon/hip05.dtsi diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.