projects / cascardo / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fdd0dbd) | patch
ARM: dts: r8a7794: Add L2 cache-controller node
authorGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 2 Jun 2015 12:34:35 +0000 (14:34 +0200)
committerSimon Horman <horms+renesas@verge.net.au>
Fri, 19 Feb 2016 05:52:23 +0000 (14:52 +0900)
commitd12a384a1b264efd66a50cd5cb311c0d56aff681
tree8c3a2dd797cb7d0f249ddd243c57b57da796c198tree | snapshot
parentfdd0dbd8a28612195dfbfb08c404ef5bcfa48e43commit | diff
ARM: dts: r8a7794: Add L2 cache-controller node

Add a device node for the L2 cache, and link the CPU nodes to it.

The L2 cache for the Cortex-A7 CPU cores is 512 KiB large (organized as
64 KiB x 8 ways).

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7794.dtsi diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.