MIPS: r4kcache: Use correct base register for MIPS R6 cache flushes
authorMarkos Chandras <markos.chandras@imgtec.com>
Tue, 3 Mar 2015 18:48:47 +0000 (18:48 +0000)
committerRalf Baechle <ralf@linux-mips.org>
Fri, 10 Apr 2015 13:41:46 +0000 (15:41 +0200)
commitf6b39ae6f4d6ee835bb16e452086121aa010f1a7
tree54a1af13163dd2aff928a8a2129facc079453bc2
parent07edf0d46c07568d08feee95bbaa38c71b084150
MIPS: r4kcache: Use correct base register for MIPS R6 cache flushes

Commit 934c79231c1b("MIPS: asm: r4kcache: Add MIPS R6 cache unroll
functions") added support for MIPS R6 cache flushes but it used the
wrong base address register to perform the flushes so the same lines
were flushed over and over. Moreover, replace the "addiu" instructions
with LONG_ADDIU so the correct base address is calculated for 64-bit
cores.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Fixes: 934c79231c1b("MIPS: asm: r4kcache: Add MIPS R6 cache unroll functions")
Cc: linux-mips@linux-mips.org
Reviewed-by: Maciej W. Rozycki <macro@linux-mips.org>
Patchwork: https://patchwork.linux-mips.org/patch/9384/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/include/asm/r4kcache.h