staging: rtl8723au: core: avoid bitwise arithmetic with forced endianness