[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.
[cascardo/linux.git] / arch / avr32 / boards /
drwxr-xr-x   ..
drwxr-xr-x - atngw100
drwxr-xr-x - atstk1000