2 * Copyright (C) 2005 - 2016 Broadcom
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License version 2
7 * as published by the Free Software Foundation. The full GNU General
8 * Public License is included in this distribution in the file called COPYING.
10 * Contact Information:
11 * linux-drivers@emulex.com
15 * Costa Mesa, CA 92626
19 * The driver sends configuration and managements command requests to the
20 * firmware in the BE. These requests are communicated to the processor
21 * using Work Request Blocks (WRBs) submitted to the MCC-WRB ring or via one
22 * WRB inside a MAILBOX.
23 * The commands are serviced by the ARM processor in the BladeEngine's MPU.
32 #define MCC_WRB_EMBEDDED_MASK 1 /* bit 0 of dword 0*/
33 #define MCC_WRB_SGE_CNT_SHIFT 3 /* bits 3 - 7 of dword 0 */
34 #define MCC_WRB_SGE_CNT_MASK 0x1F /* bits 3 - 7 of dword 0 */
36 u32 embedded; /* dword 0 */
37 u32 payload_length; /* dword 1 */
38 u32 tag0; /* dword 2 */
39 u32 tag1; /* dword 3 */
40 u32 rsvd; /* dword 4 */
42 u8 embedded_payload[236]; /* used by embedded cmds */
43 struct be_sge sgl[19]; /* used by non-embedded cmds */
47 #define CQE_FLAGS_VALID_MASK BIT(31)
48 #define CQE_FLAGS_ASYNC_MASK BIT(30)
49 #define CQE_FLAGS_COMPLETED_MASK BIT(28)
50 #define CQE_FLAGS_CONSUMED_MASK BIT(27)
52 /* Completion Status */
53 enum mcc_base_status {
54 MCC_STATUS_SUCCESS = 0,
55 MCC_STATUS_FAILED = 1,
56 MCC_STATUS_ILLEGAL_REQUEST = 2,
57 MCC_STATUS_ILLEGAL_FIELD = 3,
58 MCC_STATUS_INSUFFICIENT_BUFFER = 4,
59 MCC_STATUS_UNAUTHORIZED_REQUEST = 5,
60 MCC_STATUS_NOT_SUPPORTED = 66,
61 MCC_STATUS_FEATURE_NOT_SUPPORTED = 68,
62 MCC_STATUS_INVALID_LENGTH = 116
65 /* Additional status */
66 enum mcc_addl_status {
67 MCC_ADDL_STATUS_INSUFFICIENT_RESOURCES = 0x16,
68 MCC_ADDL_STATUS_FLASH_IMAGE_CRC_MISMATCH = 0x4d,
69 MCC_ADDL_STATUS_TOO_MANY_INTERFACES = 0x4a,
70 MCC_ADDL_STATUS_INSUFFICIENT_VLANS = 0xab,
71 MCC_ADDL_STATUS_INVALID_SIGNATURE = 0x56,
72 MCC_ADDL_STATUS_MISSING_SIGNATURE = 0x57,
73 MCC_ADDL_STATUS_INSUFFICIENT_PRIVILEGES = 0x60
76 #define CQE_BASE_STATUS_MASK 0xFFFF
77 #define CQE_BASE_STATUS_SHIFT 0 /* bits 0 - 15 */
78 #define CQE_ADDL_STATUS_MASK 0xFF
79 #define CQE_ADDL_STATUS_SHIFT 16 /* bits 16 - 31 */
81 #define base_status(status) \
82 ((enum mcc_base_status) \
83 (status > 0 ? (status & CQE_BASE_STATUS_MASK) : 0))
84 #define addl_status(status) \
85 ((enum mcc_addl_status) \
86 (status > 0 ? (status >> CQE_ADDL_STATUS_SHIFT) & \
87 CQE_ADDL_STATUS_MASK : 0))
90 u32 status; /* dword 0 */
91 u32 tag0; /* dword 1 */
92 u32 tag1; /* dword 2 */
93 u32 flags; /* dword 3 */
96 /* When the async bit of mcc_compl flags is set, flags
97 * is interpreted as follows:
99 #define ASYNC_EVENT_CODE_SHIFT 8 /* bits 8 - 15 */
100 #define ASYNC_EVENT_CODE_MASK 0xFF
101 #define ASYNC_EVENT_TYPE_SHIFT 16
102 #define ASYNC_EVENT_TYPE_MASK 0xFF
103 #define ASYNC_EVENT_CODE_LINK_STATE 0x1
104 #define ASYNC_EVENT_CODE_GRP_5 0x5
105 #define ASYNC_EVENT_QOS_SPEED 0x1
106 #define ASYNC_EVENT_COS_PRIORITY 0x2
107 #define ASYNC_EVENT_PVID_STATE 0x3
108 #define ASYNC_EVENT_CODE_QNQ 0x6
109 #define ASYNC_DEBUG_EVENT_TYPE_QNQ 1
110 #define ASYNC_EVENT_CODE_SLIPORT 0x11
111 #define ASYNC_EVENT_PORT_MISCONFIG 0x9
112 #define ASYNC_EVENT_FW_CONTROL 0x5
118 #define LINK_STATUS_MASK 0x1
119 #define LOGICAL_LINK_STATUS_MASK 0x2
121 /* When the event code of compl->flags is link-state, the mcc_compl
122 * must be interpreted as follows
124 struct be_async_event_link_state {
134 /* When the event code of compl->flags is GRP-5 and event_type is QOS_SPEED
135 * the mcc_compl must be interpreted as follows
137 struct be_async_event_grp5_qos_link_speed {
145 /* When the event code of compl->flags is GRP5 and event type is
146 * CoS-Priority, the mcc_compl must be interpreted as follows
148 struct be_async_event_grp5_cos_priority {
150 u8 available_priority_bmap;
151 u8 reco_default_priority;
158 /* When the event code of compl->flags is GRP5 and event type is
159 * PVID state, the mcc_compl must be interpreted as follows
161 struct be_async_event_grp5_pvid_state {
170 /* async event indicating outer VLAN tag in QnQ */
171 struct be_async_event_qnq {
172 u8 valid; /* Indicates if outer VLAN is valid */
181 BE_PHY_FUNCTIONAL = 0,
182 BE_PHY_NOT_PRESENT = 1,
183 BE_PHY_DIFF_MEDIA = 2,
184 BE_PHY_INCOMPATIBLE = 3,
185 BE_PHY_UNQUALIFIED = 4,
186 BE_PHY_UNCERTIFIED = 5
189 #define PHY_STATE_MSG_SEVERITY 0x6
190 #define PHY_STATE_OPER 0x1
191 #define PHY_STATE_INFO_VALID 0x80
192 #define PHY_STATE_OPER_MSG_NONE 0x2
193 #define DEFAULT_MSG_SEVERITY 0x1
195 #define be_phy_state_unknown(phy_state) (phy_state > BE_PHY_UNCERTIFIED)
196 #define be_phy_unqualified(phy_state) \
197 (phy_state == BE_PHY_UNQUALIFIED || \
198 phy_state == BE_PHY_UNCERTIFIED)
199 #define be_phy_misconfigured(phy_state) \
200 (phy_state == BE_PHY_INCOMPATIBLE || \
201 phy_state == BE_PHY_UNQUALIFIED || \
202 phy_state == BE_PHY_UNCERTIFIED)
204 extern char *be_misconfig_evt_port_state[];
206 /* async event indicating misconfigured port */
207 struct be_async_event_misconfig_port {
209 * phy state of port 0: bits 7 - 0
210 * phy state of port 1: bits 15 - 8
211 * phy state of port 2: bits 23 - 16
212 * phy state of port 3: bits 31 - 24
214 u32 event_data_word1;
216 * phy state info of port 0: bits 7 - 0
217 * phy state info of port 1: bits 15 - 8
218 * phy state info of port 2: bits 23 - 16
219 * phy state info of port 3: bits 31 - 24
222 * Link operability :bit 0
223 * Message severity :bit 2 - 1
225 * phy state info valid :bit 7
227 u32 event_data_word2;
232 #define BMC_FILT_BROADCAST_ARP BIT(0)
233 #define BMC_FILT_BROADCAST_DHCP_CLIENT BIT(1)
234 #define BMC_FILT_BROADCAST_DHCP_SERVER BIT(2)
235 #define BMC_FILT_BROADCAST_NET_BIOS BIT(3)
236 #define BMC_FILT_BROADCAST BIT(7)
237 #define BMC_FILT_MULTICAST_IPV6_NEIGH_ADVER BIT(8)
238 #define BMC_FILT_MULTICAST_IPV6_RA BIT(9)
239 #define BMC_FILT_MULTICAST_IPV6_RAS BIT(10)
240 #define BMC_FILT_MULTICAST BIT(15)
241 struct be_async_fw_control {
242 u32 event_data_word1;
243 u32 event_data_word2;
245 u32 event_data_word4;
248 struct be_mcc_mailbox {
249 struct be_mcc_wrb wrb;
250 struct be_mcc_compl compl;
253 #define CMD_SUBSYSTEM_COMMON 0x1
254 #define CMD_SUBSYSTEM_ETH 0x3
255 #define CMD_SUBSYSTEM_LOWLEVEL 0xb
257 #define OPCODE_COMMON_NTWK_MAC_QUERY 1
258 #define OPCODE_COMMON_NTWK_MAC_SET 2
259 #define OPCODE_COMMON_NTWK_MULTICAST_SET 3
260 #define OPCODE_COMMON_NTWK_VLAN_CONFIG 4
261 #define OPCODE_COMMON_NTWK_LINK_STATUS_QUERY 5
262 #define OPCODE_COMMON_READ_FLASHROM 6
263 #define OPCODE_COMMON_WRITE_FLASHROM 7
264 #define OPCODE_COMMON_CQ_CREATE 12
265 #define OPCODE_COMMON_EQ_CREATE 13
266 #define OPCODE_COMMON_MCC_CREATE 21
267 #define OPCODE_COMMON_SET_QOS 28
268 #define OPCODE_COMMON_MCC_CREATE_EXT 90
269 #define OPCODE_COMMON_SEEPROM_READ 30
270 #define OPCODE_COMMON_GET_CNTL_ATTRIBUTES 32
271 #define OPCODE_COMMON_NTWK_RX_FILTER 34
272 #define OPCODE_COMMON_GET_FW_VERSION 35
273 #define OPCODE_COMMON_SET_FLOW_CONTROL 36
274 #define OPCODE_COMMON_GET_FLOW_CONTROL 37
275 #define OPCODE_COMMON_SET_FRAME_SIZE 39
276 #define OPCODE_COMMON_MODIFY_EQ_DELAY 41
277 #define OPCODE_COMMON_FIRMWARE_CONFIG 42
278 #define OPCODE_COMMON_NTWK_INTERFACE_CREATE 50
279 #define OPCODE_COMMON_NTWK_INTERFACE_DESTROY 51
280 #define OPCODE_COMMON_MCC_DESTROY 53
281 #define OPCODE_COMMON_CQ_DESTROY 54
282 #define OPCODE_COMMON_EQ_DESTROY 55
283 #define OPCODE_COMMON_QUERY_FIRMWARE_CONFIG 58
284 #define OPCODE_COMMON_NTWK_PMAC_ADD 59
285 #define OPCODE_COMMON_NTWK_PMAC_DEL 60
286 #define OPCODE_COMMON_FUNCTION_RESET 61
287 #define OPCODE_COMMON_MANAGE_FAT 68
288 #define OPCODE_COMMON_ENABLE_DISABLE_BEACON 69
289 #define OPCODE_COMMON_GET_BEACON_STATE 70
290 #define OPCODE_COMMON_READ_TRANSRECV_DATA 73
291 #define OPCODE_COMMON_GET_PORT_NAME 77
292 #define OPCODE_COMMON_SET_LOGICAL_LINK_CONFIG 80
293 #define OPCODE_COMMON_SET_INTERRUPT_ENABLE 89
294 #define OPCODE_COMMON_SET_FN_PRIVILEGES 100
295 #define OPCODE_COMMON_GET_PHY_DETAILS 102
296 #define OPCODE_COMMON_SET_DRIVER_FUNCTION_CAP 103
297 #define OPCODE_COMMON_GET_CNTL_ADDITIONAL_ATTRIBUTES 121
298 #define OPCODE_COMMON_GET_EXT_FAT_CAPABILITIES 125
299 #define OPCODE_COMMON_SET_EXT_FAT_CAPABILITIES 126
300 #define OPCODE_COMMON_GET_MAC_LIST 147
301 #define OPCODE_COMMON_SET_MAC_LIST 148
302 #define OPCODE_COMMON_GET_HSW_CONFIG 152
303 #define OPCODE_COMMON_GET_FUNC_CONFIG 160
304 #define OPCODE_COMMON_GET_PROFILE_CONFIG 164
305 #define OPCODE_COMMON_SET_PROFILE_CONFIG 165
306 #define OPCODE_COMMON_GET_ACTIVE_PROFILE 167
307 #define OPCODE_COMMON_SET_HSW_CONFIG 153
308 #define OPCODE_COMMON_GET_FN_PRIVILEGES 170
309 #define OPCODE_COMMON_READ_OBJECT 171
310 #define OPCODE_COMMON_WRITE_OBJECT 172
311 #define OPCODE_COMMON_DELETE_OBJECT 174
312 #define OPCODE_COMMON_SET_FEATURES 191
313 #define OPCODE_COMMON_MANAGE_IFACE_FILTERS 193
314 #define OPCODE_COMMON_GET_IFACE_LIST 194
315 #define OPCODE_COMMON_ENABLE_DISABLE_VF 196
317 #define OPCODE_ETH_RSS_CONFIG 1
318 #define OPCODE_ETH_ACPI_CONFIG 2
319 #define OPCODE_ETH_PROMISCUOUS 3
320 #define OPCODE_ETH_GET_STATISTICS 4
321 #define OPCODE_ETH_TX_CREATE 7
322 #define OPCODE_ETH_RX_CREATE 8
323 #define OPCODE_ETH_TX_DESTROY 9
324 #define OPCODE_ETH_RX_DESTROY 10
325 #define OPCODE_ETH_ACPI_WOL_MAGIC_CONFIG 12
326 #define OPCODE_ETH_GET_PPORT_STATS 18
328 #define OPCODE_LOWLEVEL_HOST_DDR_DMA 17
329 #define OPCODE_LOWLEVEL_LOOPBACK_TEST 18
330 #define OPCODE_LOWLEVEL_SET_LOOPBACK_MODE 19
332 struct be_cmd_req_hdr {
333 u8 opcode; /* dword 0 */
334 u8 subsystem; /* dword 0 */
335 u8 port_number; /* dword 0 */
336 u8 domain; /* dword 0 */
337 u32 timeout; /* dword 1 */
338 u32 request_length; /* dword 2 */
339 u8 version; /* dword 3 */
340 u8 rsvd[3]; /* dword 3 */
343 #define RESP_HDR_INFO_OPCODE_SHIFT 0 /* bits 0 - 7 */
344 #define RESP_HDR_INFO_SUBSYS_SHIFT 8 /* bits 8 - 15 */
345 struct be_cmd_resp_hdr {
346 u8 opcode; /* dword 0 */
347 u8 subsystem; /* dword 0 */
348 u8 rsvd[2]; /* dword 0 */
349 u8 base_status; /* dword 1 */
350 u8 addl_status; /* dword 1 */
351 u8 rsvd1[2]; /* dword 1 */
352 u32 response_length; /* dword 2 */
353 u32 actual_resp_len; /* dword 3 */
361 /**************************
362 * BE Command definitions *
363 **************************/
365 /* Pseudo amap definition in which each bit of the actual structure is defined
366 * as a byte: used to calculate offset/shift/mask of each field */
367 struct amap_eq_context {
368 u8 cidx[13]; /* dword 0*/
369 u8 rsvd0[3]; /* dword 0*/
370 u8 epidx[13]; /* dword 0*/
371 u8 valid; /* dword 0*/
372 u8 rsvd1; /* dword 0*/
373 u8 size; /* dword 0*/
374 u8 pidx[13]; /* dword 1*/
375 u8 rsvd2[3]; /* dword 1*/
376 u8 pd[10]; /* dword 1*/
377 u8 count[3]; /* dword 1*/
378 u8 solevent; /* dword 1*/
379 u8 stalled; /* dword 1*/
380 u8 armed; /* dword 1*/
381 u8 rsvd3[4]; /* dword 2*/
382 u8 func[8]; /* dword 2*/
383 u8 rsvd4; /* dword 2*/
384 u8 delaymult[10]; /* dword 2*/
385 u8 rsvd5[2]; /* dword 2*/
386 u8 phase[2]; /* dword 2*/
387 u8 nodelay; /* dword 2*/
388 u8 rsvd6[4]; /* dword 2*/
389 u8 rsvd7[32]; /* dword 3*/
392 struct be_cmd_req_eq_create {
393 struct be_cmd_req_hdr hdr;
394 u16 num_pages; /* sword */
395 u16 rsvd0; /* sword */
396 u8 context[sizeof(struct amap_eq_context) / 8];
397 struct phys_addr pages[8];
400 struct be_cmd_resp_eq_create {
401 struct be_cmd_resp_hdr resp_hdr;
402 u16 eq_id; /* sword */
403 u16 msix_idx; /* available only in v2 */
406 /******************** Mac query ***************************/
408 MAC_ADDRESS_TYPE_STORAGE = 0x0,
409 MAC_ADDRESS_TYPE_NETWORK = 0x1,
410 MAC_ADDRESS_TYPE_PD = 0x2,
411 MAC_ADDRESS_TYPE_MANAGEMENT = 0x3
419 struct be_cmd_req_mac_query {
420 struct be_cmd_req_hdr hdr;
427 struct be_cmd_resp_mac_query {
428 struct be_cmd_resp_hdr hdr;
432 /******************** PMac Add ***************************/
433 struct be_cmd_req_pmac_add {
434 struct be_cmd_req_hdr hdr;
436 u8 mac_address[ETH_ALEN];
440 struct be_cmd_resp_pmac_add {
441 struct be_cmd_resp_hdr hdr;
445 /******************** PMac Del ***************************/
446 struct be_cmd_req_pmac_del {
447 struct be_cmd_req_hdr hdr;
452 /******************** Create CQ ***************************/
453 /* Pseudo amap definition in which each bit of the actual structure is defined
454 * as a byte: used to calculate offset/shift/mask of each field */
455 struct amap_cq_context_be {
456 u8 cidx[11]; /* dword 0*/
457 u8 rsvd0; /* dword 0*/
458 u8 coalescwm[2]; /* dword 0*/
459 u8 nodelay; /* dword 0*/
460 u8 epidx[11]; /* dword 0*/
461 u8 rsvd1; /* dword 0*/
462 u8 count[2]; /* dword 0*/
463 u8 valid; /* dword 0*/
464 u8 solevent; /* dword 0*/
465 u8 eventable; /* dword 0*/
466 u8 pidx[11]; /* dword 1*/
467 u8 rsvd2; /* dword 1*/
468 u8 pd[10]; /* dword 1*/
469 u8 eqid[8]; /* dword 1*/
470 u8 stalled; /* dword 1*/
471 u8 armed; /* dword 1*/
472 u8 rsvd3[4]; /* dword 2*/
473 u8 func[8]; /* dword 2*/
474 u8 rsvd4[20]; /* dword 2*/
475 u8 rsvd5[32]; /* dword 3*/
478 struct amap_cq_context_v2 {
479 u8 rsvd0[12]; /* dword 0*/
480 u8 coalescwm[2]; /* dword 0*/
481 u8 nodelay; /* dword 0*/
482 u8 rsvd1[12]; /* dword 0*/
483 u8 count[2]; /* dword 0*/
484 u8 valid; /* dword 0*/
485 u8 rsvd2; /* dword 0*/
486 u8 eventable; /* dword 0*/
487 u8 eqid[16]; /* dword 1*/
488 u8 rsvd3[15]; /* dword 1*/
489 u8 armed; /* dword 1*/
490 u8 rsvd4[32]; /* dword 2*/
491 u8 rsvd5[32]; /* dword 3*/
494 struct be_cmd_req_cq_create {
495 struct be_cmd_req_hdr hdr;
499 u8 context[sizeof(struct amap_cq_context_be) / 8];
500 struct phys_addr pages[8];
504 struct be_cmd_resp_cq_create {
505 struct be_cmd_resp_hdr hdr;
510 struct be_cmd_req_get_fat {
511 struct be_cmd_req_hdr hdr;
515 u32 data_buffer_size;
519 struct be_cmd_resp_get_fat {
520 struct be_cmd_resp_hdr hdr;
528 /******************** Create MCCQ ***************************/
529 /* Pseudo amap definition in which each bit of the actual structure is defined
530 * as a byte: used to calculate offset/shift/mask of each field */
531 struct amap_mcc_context_be {
546 struct amap_mcc_context_v1 {
552 u8 async_cq_valid[1];
557 struct be_cmd_req_mcc_create {
558 struct be_cmd_req_hdr hdr;
561 u8 context[sizeof(struct amap_mcc_context_be) / 8];
562 struct phys_addr pages[8];
565 struct be_cmd_req_mcc_ext_create {
566 struct be_cmd_req_hdr hdr;
569 u32 async_event_bitmap[1];
570 u8 context[sizeof(struct amap_mcc_context_v1) / 8];
571 struct phys_addr pages[8];
574 struct be_cmd_resp_mcc_create {
575 struct be_cmd_resp_hdr hdr;
580 /******************** Create TxQ ***************************/
581 #define BE_ETH_TX_RING_TYPE_STANDARD 2
582 #define BE_ULP1_NUM 1
584 struct be_cmd_req_eth_tx_create {
585 struct be_cmd_req_hdr hdr;
596 struct phys_addr pages[8];
599 struct be_cmd_resp_eth_tx_create {
600 struct be_cmd_resp_hdr hdr;
607 /******************** Create RxQ ***************************/
608 struct be_cmd_req_eth_rx_create {
609 struct be_cmd_req_hdr hdr;
613 struct phys_addr pages[2];
620 struct be_cmd_resp_eth_rx_create {
621 struct be_cmd_resp_hdr hdr;
627 /******************** Q Destroy ***************************/
628 /* Type of Queue to be destroyed */
637 struct be_cmd_req_q_destroy {
638 struct be_cmd_req_hdr hdr;
640 u16 bypass_flush; /* valid only for rx q destroy */
643 /************ I/f Create (it's actually I/f Config Create)**********/
645 /* Capability flags for the i/f */
647 BE_IF_FLAGS_RSS = 0x4,
648 BE_IF_FLAGS_PROMISCUOUS = 0x8,
649 BE_IF_FLAGS_BROADCAST = 0x10,
650 BE_IF_FLAGS_UNTAGGED = 0x20,
651 BE_IF_FLAGS_ULP = 0x40,
652 BE_IF_FLAGS_VLAN_PROMISCUOUS = 0x80,
653 BE_IF_FLAGS_VLAN = 0x100,
654 BE_IF_FLAGS_MCAST_PROMISCUOUS = 0x200,
655 BE_IF_FLAGS_PASS_L2_ERRORS = 0x400,
656 BE_IF_FLAGS_PASS_L3L4_ERRORS = 0x800,
657 BE_IF_FLAGS_MULTICAST = 0x1000,
658 BE_IF_FLAGS_DEFQ_RSS = 0x1000000
661 #define BE_IF_CAP_FLAGS_WANT (BE_IF_FLAGS_RSS | BE_IF_FLAGS_PROMISCUOUS |\
662 BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_VLAN_PROMISCUOUS |\
663 BE_IF_FLAGS_VLAN | BE_IF_FLAGS_MCAST_PROMISCUOUS |\
664 BE_IF_FLAGS_PASS_L3L4_ERRORS | BE_IF_FLAGS_MULTICAST |\
665 BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_DEFQ_RSS)
667 #define BE_IF_FLAGS_ALL_PROMISCUOUS (BE_IF_FLAGS_PROMISCUOUS | \
668 BE_IF_FLAGS_VLAN_PROMISCUOUS |\
669 BE_IF_FLAGS_MCAST_PROMISCUOUS)
671 #define BE_IF_FILT_FLAGS_BASIC (BE_IF_FLAGS_BROADCAST | \
672 BE_IF_FLAGS_PASS_L3L4_ERRORS | \
673 BE_IF_FLAGS_UNTAGGED)
675 #define BE_IF_ALL_FILT_FLAGS (BE_IF_FILT_FLAGS_BASIC | \
676 BE_IF_FLAGS_MULTICAST | \
677 BE_IF_FLAGS_ALL_PROMISCUOUS)
679 /* An RX interface is an object with one or more MAC addresses and
680 * filtering capabilities. */
681 struct be_cmd_req_if_create {
682 struct be_cmd_req_hdr hdr;
683 u32 version; /* ignore currently */
684 u32 capability_flags;
686 u8 mac_addr[ETH_ALEN];
688 u8 pmac_invalid; /* if set, don't attach the mac addr to the i/f */
689 u32 vlan_tag; /* not used currently */
692 struct be_cmd_resp_if_create {
693 struct be_cmd_resp_hdr hdr;
698 /****** I/f Destroy(it's actually I/f Config Destroy )**********/
699 struct be_cmd_req_if_destroy {
700 struct be_cmd_req_hdr hdr;
704 /*************** HW Stats Get **********************************/
705 struct be_port_rxf_stats_v0 {
706 u32 rx_bytes_lsd; /* dword 0*/
707 u32 rx_bytes_msd; /* dword 1*/
708 u32 rx_total_frames; /* dword 2*/
709 u32 rx_unicast_frames; /* dword 3*/
710 u32 rx_multicast_frames; /* dword 4*/
711 u32 rx_broadcast_frames; /* dword 5*/
712 u32 rx_crc_errors; /* dword 6*/
713 u32 rx_alignment_symbol_errors; /* dword 7*/
714 u32 rx_pause_frames; /* dword 8*/
715 u32 rx_control_frames; /* dword 9*/
716 u32 rx_in_range_errors; /* dword 10*/
717 u32 rx_out_range_errors; /* dword 11*/
718 u32 rx_frame_too_long; /* dword 12*/
719 u32 rx_address_filtered; /* dword 13*/
720 u32 rx_vlan_filtered; /* dword 14*/
721 u32 rx_dropped_too_small; /* dword 15*/
722 u32 rx_dropped_too_short; /* dword 16*/
723 u32 rx_dropped_header_too_small; /* dword 17*/
724 u32 rx_dropped_tcp_length; /* dword 18*/
725 u32 rx_dropped_runt; /* dword 19*/
726 u32 rx_64_byte_packets; /* dword 20*/
727 u32 rx_65_127_byte_packets; /* dword 21*/
728 u32 rx_128_256_byte_packets; /* dword 22*/
729 u32 rx_256_511_byte_packets; /* dword 23*/
730 u32 rx_512_1023_byte_packets; /* dword 24*/
731 u32 rx_1024_1518_byte_packets; /* dword 25*/
732 u32 rx_1519_2047_byte_packets; /* dword 26*/
733 u32 rx_2048_4095_byte_packets; /* dword 27*/
734 u32 rx_4096_8191_byte_packets; /* dword 28*/
735 u32 rx_8192_9216_byte_packets; /* dword 29*/
736 u32 rx_ip_checksum_errs; /* dword 30*/
737 u32 rx_tcp_checksum_errs; /* dword 31*/
738 u32 rx_udp_checksum_errs; /* dword 32*/
739 u32 rx_non_rss_packets; /* dword 33*/
740 u32 rx_ipv4_packets; /* dword 34*/
741 u32 rx_ipv6_packets; /* dword 35*/
742 u32 rx_ipv4_bytes_lsd; /* dword 36*/
743 u32 rx_ipv4_bytes_msd; /* dword 37*/
744 u32 rx_ipv6_bytes_lsd; /* dword 38*/
745 u32 rx_ipv6_bytes_msd; /* dword 39*/
746 u32 rx_chute1_packets; /* dword 40*/
747 u32 rx_chute2_packets; /* dword 41*/
748 u32 rx_chute3_packets; /* dword 42*/
749 u32 rx_management_packets; /* dword 43*/
750 u32 rx_switched_unicast_packets; /* dword 44*/
751 u32 rx_switched_multicast_packets; /* dword 45*/
752 u32 rx_switched_broadcast_packets; /* dword 46*/
753 u32 tx_bytes_lsd; /* dword 47*/
754 u32 tx_bytes_msd; /* dword 48*/
755 u32 tx_unicastframes; /* dword 49*/
756 u32 tx_multicastframes; /* dword 50*/
757 u32 tx_broadcastframes; /* dword 51*/
758 u32 tx_pauseframes; /* dword 52*/
759 u32 tx_controlframes; /* dword 53*/
760 u32 tx_64_byte_packets; /* dword 54*/
761 u32 tx_65_127_byte_packets; /* dword 55*/
762 u32 tx_128_256_byte_packets; /* dword 56*/
763 u32 tx_256_511_byte_packets; /* dword 57*/
764 u32 tx_512_1023_byte_packets; /* dword 58*/
765 u32 tx_1024_1518_byte_packets; /* dword 59*/
766 u32 tx_1519_2047_byte_packets; /* dword 60*/
767 u32 tx_2048_4095_byte_packets; /* dword 61*/
768 u32 tx_4096_8191_byte_packets; /* dword 62*/
769 u32 tx_8192_9216_byte_packets; /* dword 63*/
770 u32 rx_fifo_overflow; /* dword 64*/
771 u32 rx_input_fifo_overflow; /* dword 65*/
774 struct be_rxf_stats_v0 {
775 struct be_port_rxf_stats_v0 port[2];
776 u32 rx_drops_no_pbuf; /* dword 132*/
777 u32 rx_drops_no_txpb; /* dword 133*/
778 u32 rx_drops_no_erx_descr; /* dword 134*/
779 u32 rx_drops_no_tpre_descr; /* dword 135*/
780 u32 management_rx_port_packets; /* dword 136*/
781 u32 management_rx_port_bytes; /* dword 137*/
782 u32 management_rx_port_pause_frames; /* dword 138*/
783 u32 management_rx_port_errors; /* dword 139*/
784 u32 management_tx_port_packets; /* dword 140*/
785 u32 management_tx_port_bytes; /* dword 141*/
786 u32 management_tx_port_pause; /* dword 142*/
787 u32 management_rx_port_rxfifo_overflow; /* dword 143*/
788 u32 rx_drops_too_many_frags; /* dword 144*/
789 u32 rx_drops_invalid_ring; /* dword 145*/
790 u32 forwarded_packets; /* dword 146*/
791 u32 rx_drops_mtu; /* dword 147*/
793 u32 port0_jabber_events;
794 u32 port1_jabber_events;
798 struct be_erx_stats_v0 {
799 u32 rx_drops_no_fragments[44]; /* dwordS 0 to 43*/
803 struct be_pmem_stats {
808 struct be_hw_stats_v0 {
809 struct be_rxf_stats_v0 rxf;
811 struct be_erx_stats_v0 erx;
812 struct be_pmem_stats pmem;
815 struct be_cmd_req_get_stats_v0 {
816 struct be_cmd_req_hdr hdr;
817 u8 rsvd[sizeof(struct be_hw_stats_v0)];
820 struct be_cmd_resp_get_stats_v0 {
821 struct be_cmd_resp_hdr hdr;
822 struct be_hw_stats_v0 hw_stats;
825 struct lancer_pport_stats {
828 u32 tx_unicast_packets_lo;
829 u32 tx_unicast_packets_hi;
830 u32 tx_multicast_packets_lo;
831 u32 tx_multicast_packets_hi;
832 u32 tx_broadcast_packets_lo;
833 u32 tx_broadcast_packets_hi;
836 u32 tx_unicast_bytes_lo;
837 u32 tx_unicast_bytes_hi;
838 u32 tx_multicast_bytes_lo;
839 u32 tx_multicast_bytes_hi;
840 u32 tx_broadcast_bytes_lo;
841 u32 tx_broadcast_bytes_hi;
846 u32 tx_pause_frames_lo;
847 u32 tx_pause_frames_hi;
848 u32 tx_pause_on_frames_lo;
849 u32 tx_pause_on_frames_hi;
850 u32 tx_pause_off_frames_lo;
851 u32 tx_pause_off_frames_hi;
852 u32 tx_internal_mac_errors_lo;
853 u32 tx_internal_mac_errors_hi;
854 u32 tx_control_frames_lo;
855 u32 tx_control_frames_hi;
856 u32 tx_packets_64_bytes_lo;
857 u32 tx_packets_64_bytes_hi;
858 u32 tx_packets_65_to_127_bytes_lo;
859 u32 tx_packets_65_to_127_bytes_hi;
860 u32 tx_packets_128_to_255_bytes_lo;
861 u32 tx_packets_128_to_255_bytes_hi;
862 u32 tx_packets_256_to_511_bytes_lo;
863 u32 tx_packets_256_to_511_bytes_hi;
864 u32 tx_packets_512_to_1023_bytes_lo;
865 u32 tx_packets_512_to_1023_bytes_hi;
866 u32 tx_packets_1024_to_1518_bytes_lo;
867 u32 tx_packets_1024_to_1518_bytes_hi;
868 u32 tx_packets_1519_to_2047_bytes_lo;
869 u32 tx_packets_1519_to_2047_bytes_hi;
870 u32 tx_packets_2048_to_4095_bytes_lo;
871 u32 tx_packets_2048_to_4095_bytes_hi;
872 u32 tx_packets_4096_to_8191_bytes_lo;
873 u32 tx_packets_4096_to_8191_bytes_hi;
874 u32 tx_packets_8192_to_9216_bytes_lo;
875 u32 tx_packets_8192_to_9216_bytes_hi;
876 u32 tx_lso_packets_lo;
877 u32 tx_lso_packets_hi;
880 u32 rx_unicast_packets_lo;
881 u32 rx_unicast_packets_hi;
882 u32 rx_multicast_packets_lo;
883 u32 rx_multicast_packets_hi;
884 u32 rx_broadcast_packets_lo;
885 u32 rx_broadcast_packets_hi;
888 u32 rx_unicast_bytes_lo;
889 u32 rx_unicast_bytes_hi;
890 u32 rx_multicast_bytes_lo;
891 u32 rx_multicast_bytes_hi;
892 u32 rx_broadcast_bytes_lo;
893 u32 rx_broadcast_bytes_hi;
894 u32 rx_unknown_protos;
895 u32 rsvd_69; /* Word 69 is reserved */
900 u32 rx_crc_errors_lo;
901 u32 rx_crc_errors_hi;
902 u32 rx_alignment_errors_lo;
903 u32 rx_alignment_errors_hi;
904 u32 rx_symbol_errors_lo;
905 u32 rx_symbol_errors_hi;
906 u32 rx_pause_frames_lo;
907 u32 rx_pause_frames_hi;
908 u32 rx_pause_on_frames_lo;
909 u32 rx_pause_on_frames_hi;
910 u32 rx_pause_off_frames_lo;
911 u32 rx_pause_off_frames_hi;
912 u32 rx_frames_too_long_lo;
913 u32 rx_frames_too_long_hi;
914 u32 rx_internal_mac_errors_lo;
915 u32 rx_internal_mac_errors_hi;
916 u32 rx_undersize_packets;
917 u32 rx_oversize_packets;
918 u32 rx_fragment_packets;
920 u32 rx_control_frames_lo;
921 u32 rx_control_frames_hi;
922 u32 rx_control_frames_unknown_opcode_lo;
923 u32 rx_control_frames_unknown_opcode_hi;
924 u32 rx_in_range_errors;
925 u32 rx_out_of_range_errors;
926 u32 rx_address_filtered;
927 u32 rx_vlan_filtered;
928 u32 rx_dropped_too_small;
929 u32 rx_dropped_too_short;
930 u32 rx_dropped_header_too_small;
931 u32 rx_dropped_invalid_tcp_length;
933 u32 rx_ip_checksum_errors;
934 u32 rx_tcp_checksum_errors;
935 u32 rx_udp_checksum_errors;
936 u32 rx_non_rss_packets;
938 u32 rx_ipv4_packets_lo;
939 u32 rx_ipv4_packets_hi;
940 u32 rx_ipv6_packets_lo;
941 u32 rx_ipv6_packets_hi;
942 u32 rx_ipv4_bytes_lo;
943 u32 rx_ipv4_bytes_hi;
944 u32 rx_ipv6_bytes_lo;
945 u32 rx_ipv6_bytes_hi;
946 u32 rx_nic_packets_lo;
947 u32 rx_nic_packets_hi;
948 u32 rx_tcp_packets_lo;
949 u32 rx_tcp_packets_hi;
950 u32 rx_iscsi_packets_lo;
951 u32 rx_iscsi_packets_hi;
952 u32 rx_management_packets_lo;
953 u32 rx_management_packets_hi;
954 u32 rx_switched_unicast_packets_lo;
955 u32 rx_switched_unicast_packets_hi;
956 u32 rx_switched_multicast_packets_lo;
957 u32 rx_switched_multicast_packets_hi;
958 u32 rx_switched_broadcast_packets_lo;
959 u32 rx_switched_broadcast_packets_hi;
962 u32 rx_fifo_overflow;
963 u32 rx_input_fifo_overflow;
964 u32 rx_drops_too_many_frags_lo;
965 u32 rx_drops_too_many_frags_hi;
966 u32 rx_drops_invalid_queue;
970 u32 rx_packets_64_bytes_lo;
971 u32 rx_packets_64_bytes_hi;
972 u32 rx_packets_65_to_127_bytes_lo;
973 u32 rx_packets_65_to_127_bytes_hi;
974 u32 rx_packets_128_to_255_bytes_lo;
975 u32 rx_packets_128_to_255_bytes_hi;
976 u32 rx_packets_256_to_511_bytes_lo;
977 u32 rx_packets_256_to_511_bytes_hi;
978 u32 rx_packets_512_to_1023_bytes_lo;
979 u32 rx_packets_512_to_1023_bytes_hi;
980 u32 rx_packets_1024_to_1518_bytes_lo;
981 u32 rx_packets_1024_to_1518_bytes_hi;
982 u32 rx_packets_1519_to_2047_bytes_lo;
983 u32 rx_packets_1519_to_2047_bytes_hi;
984 u32 rx_packets_2048_to_4095_bytes_lo;
985 u32 rx_packets_2048_to_4095_bytes_hi;
986 u32 rx_packets_4096_to_8191_bytes_lo;
987 u32 rx_packets_4096_to_8191_bytes_hi;
988 u32 rx_packets_8192_to_9216_bytes_lo;
989 u32 rx_packets_8192_to_9216_bytes_hi;
992 struct pport_stats_params {
998 struct lancer_cmd_req_pport_stats {
999 struct be_cmd_req_hdr hdr;
1001 struct pport_stats_params params;
1002 u8 rsvd[sizeof(struct lancer_pport_stats)];
1006 struct lancer_cmd_resp_pport_stats {
1007 struct be_cmd_resp_hdr hdr;
1008 struct lancer_pport_stats pport_stats;
1011 static inline struct lancer_pport_stats*
1012 pport_stats_from_cmd(struct be_adapter *adapter)
1014 struct lancer_cmd_resp_pport_stats *cmd = adapter->stats_cmd.va;
1015 return &cmd->pport_stats;
1018 struct be_cmd_req_get_cntl_addnl_attribs {
1019 struct be_cmd_req_hdr hdr;
1023 struct be_cmd_resp_get_cntl_addnl_attribs {
1024 struct be_cmd_resp_hdr hdr;
1025 u16 ipl_file_number;
1026 u8 ipl_file_version;
1028 u8 on_die_temperature; /* in degrees centigrade*/
1032 struct be_cmd_req_vlan_config {
1033 struct be_cmd_req_hdr hdr;
1038 u16 normal_vlan[64];
1041 /******************* RX FILTER ******************************/
1042 #define BE_MAX_MC 64 /* set mcast promisc if > 64 */
1047 struct be_cmd_req_rx_filter {
1048 struct be_cmd_req_hdr hdr;
1049 u32 global_flags_mask;
1055 struct macaddr mcast_mac[BE_MAX_MC];
1058 /******************** Link Status Query *******************/
1059 struct be_cmd_req_link_status {
1060 struct be_cmd_req_hdr hdr;
1065 PHY_LINK_DUPLEX_NONE = 0x0,
1066 PHY_LINK_DUPLEX_HALF = 0x1,
1067 PHY_LINK_DUPLEX_FULL = 0x2
1071 PHY_LINK_SPEED_ZERO = 0x0, /* => No link */
1072 PHY_LINK_SPEED_10MBPS = 0x1,
1073 PHY_LINK_SPEED_100MBPS = 0x2,
1074 PHY_LINK_SPEED_1GBPS = 0x3,
1075 PHY_LINK_SPEED_10GBPS = 0x4,
1076 PHY_LINK_SPEED_20GBPS = 0x5,
1077 PHY_LINK_SPEED_25GBPS = 0x6,
1078 PHY_LINK_SPEED_40GBPS = 0x7
1081 struct be_cmd_resp_link_status {
1082 struct be_cmd_resp_hdr hdr;
1090 u8 logical_link_status;
1094 /******************** Port Identification ***************************/
1095 /* Identifies the type of port attached to NIC */
1096 struct be_cmd_req_port_type {
1097 struct be_cmd_req_hdr hdr;
1107 /* From SFF-8436 QSFP+ spec */
1108 #define QSFP_PLUS_CABLE_TYPE_OFFSET 0x83
1109 #define QSFP_PLUS_CR4_CABLE 0x8
1110 #define QSFP_PLUS_SR4_CABLE 0x4
1111 #define QSFP_PLUS_LR4_CABLE 0x2
1113 /* From SFF-8472 spec */
1114 #define SFP_PLUS_SFF_8472_COMP 0x5E
1115 #define SFP_PLUS_CABLE_TYPE_OFFSET 0x8
1116 #define SFP_PLUS_COPPER_CABLE 0x4
1117 #define SFP_VENDOR_NAME_OFFSET 0x14
1118 #define SFP_VENDOR_PN_OFFSET 0x28
1120 #define PAGE_DATA_LEN 256
1121 struct be_cmd_resp_port_type {
1122 struct be_cmd_resp_hdr hdr;
1125 u8 page_data[PAGE_DATA_LEN];
1128 /******************** Get FW Version *******************/
1129 struct be_cmd_req_get_fw_version {
1130 struct be_cmd_req_hdr hdr;
1131 u8 rsvd0[FW_VER_LEN];
1132 u8 rsvd1[FW_VER_LEN];
1135 struct be_cmd_resp_get_fw_version {
1136 struct be_cmd_resp_hdr hdr;
1137 u8 firmware_version_string[FW_VER_LEN];
1138 u8 fw_on_flash_version_string[FW_VER_LEN];
1141 /******************** Set Flow Contrl *******************/
1142 struct be_cmd_req_set_flow_control {
1143 struct be_cmd_req_hdr hdr;
1144 u16 tx_flow_control;
1145 u16 rx_flow_control;
1148 /******************** Get Flow Contrl *******************/
1149 struct be_cmd_req_get_flow_control {
1150 struct be_cmd_req_hdr hdr;
1154 struct be_cmd_resp_get_flow_control {
1155 struct be_cmd_resp_hdr hdr;
1156 u16 tx_flow_control;
1157 u16 rx_flow_control;
1160 /******************** Modify EQ Delay *******************/
1164 u32 delay_multiplier;
1167 struct be_cmd_req_modify_eq_delay {
1168 struct be_cmd_req_hdr hdr;
1170 struct be_set_eqd set_eqd[MAX_EVT_QS];
1173 /******************** Get FW Config *******************/
1174 /* The HW can come up in either of the following multi-channel modes
1175 * based on the skew/IPL.
1177 #define RDMA_ENABLED 0x4
1178 #define QNQ_MODE 0x400
1179 #define VNIC_MODE 0x20000
1180 #define UMC_ENABLED 0x1000000
1181 struct be_cmd_req_query_fw_cfg {
1182 struct be_cmd_req_hdr hdr;
1186 struct be_cmd_resp_query_fw_cfg {
1187 struct be_cmd_resp_hdr hdr;
1188 u32 be_config_number;
1196 /******************** RSS Config ****************************************/
1197 /* RSS type Input parameters used to compute RX hash
1198 * RSS_ENABLE_IPV4 SRC IPv4, DST IPv4
1199 * RSS_ENABLE_TCP_IPV4 SRC IPv4, DST IPv4, TCP SRC PORT, TCP DST PORT
1200 * RSS_ENABLE_IPV6 SRC IPv6, DST IPv6
1201 * RSS_ENABLE_TCP_IPV6 SRC IPv6, DST IPv6, TCP SRC PORT, TCP DST PORT
1202 * RSS_ENABLE_UDP_IPV4 SRC IPv4, DST IPv4, UDP SRC PORT, UDP DST PORT
1203 * RSS_ENABLE_UDP_IPV6 SRC IPv6, DST IPv6, UDP SRC PORT, UDP DST PORT
1205 * When multiple RSS types are enabled, HW picks the best hash policy
1206 * based on the type of the received packet.
1208 #define RSS_ENABLE_NONE 0x0
1209 #define RSS_ENABLE_IPV4 0x1
1210 #define RSS_ENABLE_TCP_IPV4 0x2
1211 #define RSS_ENABLE_IPV6 0x4
1212 #define RSS_ENABLE_TCP_IPV6 0x8
1213 #define RSS_ENABLE_UDP_IPV4 0x10
1214 #define RSS_ENABLE_UDP_IPV6 0x20
1216 #define L3_RSS_FLAGS (RXH_IP_DST | RXH_IP_SRC)
1217 #define L4_RSS_FLAGS (RXH_L4_B_0_1 | RXH_L4_B_2_3)
1219 struct be_cmd_req_rss_config {
1220 struct be_cmd_req_hdr hdr;
1223 u16 cpu_table_size_log2;
1230 /******************** Port Beacon ***************************/
1232 #define BEACON_STATE_ENABLED 0x1
1233 #define BEACON_STATE_DISABLED 0x0
1235 struct be_cmd_req_enable_disable_beacon {
1236 struct be_cmd_req_hdr hdr;
1243 struct be_cmd_req_get_beacon_state {
1244 struct be_cmd_req_hdr hdr;
1250 struct be_cmd_resp_get_beacon_state {
1251 struct be_cmd_resp_hdr resp_hdr;
1256 /* Flashrom related descriptors */
1257 #define MAX_FLASH_COMP 32
1259 /* Optypes of each component in the UFI */
1261 OPTYPE_ISCSI_ACTIVE = 0,
1264 OPTYPE_PXE_BIOS = 3,
1265 OPTYPE_OFFSET_SPECIFIED = 7,
1266 OPTYPE_FCOE_BIOS = 8,
1267 OPTYPE_ISCSI_BACKUP = 9,
1268 OPTYPE_FCOE_FW_ACTIVE = 10,
1269 OPTYPE_FCOE_FW_BACKUP = 11,
1270 OPTYPE_NCSI_FW = 13,
1271 OPTYPE_REDBOOT_DIR = 18,
1272 OPTYPE_REDBOOT_CONFIG = 19,
1273 OPTYPE_SH_PHY_FW = 21,
1274 OPTYPE_FLASHISM_JUMPVECTOR = 22,
1275 OPTYPE_UFI_DIR = 23,
1279 /* Maximum sizes of components in BE2 FW UFI */
1281 BE2_BIOS_COMP_MAX_SIZE = 0x40000,
1282 BE2_REDBOOT_COMP_MAX_SIZE = 0x40000,
1283 BE2_COMP_MAX_SIZE = 0x140000
1286 /* Maximum sizes of components in BE3 FW UFI */
1288 BE3_NCSI_COMP_MAX_SIZE = 0x40000,
1289 BE3_PHY_FW_COMP_MAX_SIZE = 0x40000,
1290 BE3_BIOS_COMP_MAX_SIZE = 0x80000,
1291 BE3_REDBOOT_COMP_MAX_SIZE = 0x100000,
1292 BE3_COMP_MAX_SIZE = 0x200000
1295 /* Offsets for components in BE2 FW UFI */
1297 BE2_REDBOOT_START = 0x8000,
1298 BE2_FCOE_BIOS_START = 0x80000,
1299 BE2_ISCSI_PRIMARY_IMAGE_START = 0x100000,
1300 BE2_ISCSI_BACKUP_IMAGE_START = 0x240000,
1301 BE2_FCOE_PRIMARY_IMAGE_START = 0x380000,
1302 BE2_FCOE_BACKUP_IMAGE_START = 0x4c0000,
1303 BE2_ISCSI_BIOS_START = 0x700000,
1304 BE2_PXE_BIOS_START = 0x780000
1307 /* Offsets for components in BE3 FW UFI */
1309 BE3_REDBOOT_START = 0x40000,
1310 BE3_PHY_FW_START = 0x140000,
1311 BE3_ISCSI_PRIMARY_IMAGE_START = 0x200000,
1312 BE3_ISCSI_BACKUP_IMAGE_START = 0x400000,
1313 BE3_FCOE_PRIMARY_IMAGE_START = 0x600000,
1314 BE3_FCOE_BACKUP_IMAGE_START = 0x800000,
1315 BE3_ISCSI_BIOS_START = 0xc00000,
1316 BE3_PXE_BIOS_START = 0xc80000,
1317 BE3_FCOE_BIOS_START = 0xd00000,
1318 BE3_NCSI_START = 0xf40000
1321 /* Component entry types */
1324 IMAGE_OPTION_ROM_PXE = 0x20,
1325 IMAGE_OPTION_ROM_FCOE = 0x21,
1326 IMAGE_OPTION_ROM_ISCSI = 0x22,
1327 IMAGE_FLASHISM_JUMPVECTOR = 0x30,
1328 IMAGE_FIRMWARE_ISCSI = 0xa0,
1329 IMAGE_FIRMWARE_FCOE = 0xa2,
1330 IMAGE_FIRMWARE_BACKUP_ISCSI = 0xb0,
1331 IMAGE_FIRMWARE_BACKUP_FCOE = 0xb2,
1332 IMAGE_FIRMWARE_PHY = 0xc0,
1333 IMAGE_REDBOOT_DIR = 0xd0,
1334 IMAGE_REDBOOT_CONFIG = 0xd1,
1335 IMAGE_UFI_DIR = 0xd2,
1336 IMAGE_BOOT_CODE = 0xe2
1339 struct controller_id {
1347 unsigned long offset;
1358 u8 image_version[32];
1361 struct flash_file_hdr_g2 {
1365 struct controller_id cont_id;
1373 /* First letter of the build version of the image */
1374 #define BLD_STR_UFI_TYPE_BE2 '2'
1375 #define BLD_STR_UFI_TYPE_BE3 '3'
1376 #define BLD_STR_UFI_TYPE_SH '4'
1378 struct flash_file_hdr_g3 {
1390 struct flash_section_hdr {
1399 struct flash_section_hdr_g2 {
1408 struct flash_section_entry {
1421 struct flash_section_info {
1423 struct flash_section_hdr fsec_hdr;
1424 struct flash_section_entry fsec_entry[32];
1427 struct flash_section_info_g2 {
1429 struct flash_section_hdr_g2 fsec_hdr;
1430 struct flash_section_entry fsec_entry[32];
1433 /****************** Firmware Flash ******************/
1434 #define FLASHROM_OPER_FLASH 1
1435 #define FLASHROM_OPER_SAVE 2
1436 #define FLASHROM_OPER_REPORT 4
1437 #define FLASHROM_OPER_PHY_FLASH 9
1438 #define FLASHROM_OPER_PHY_SAVE 10
1440 struct flashrom_params {
1447 struct be_cmd_write_flashrom {
1448 struct be_cmd_req_hdr hdr;
1449 struct flashrom_params params;
1454 /* cmd to read flash crc */
1455 struct be_cmd_read_flash_crc {
1456 struct be_cmd_req_hdr hdr;
1457 struct flashrom_params params;
1462 /**************** Lancer Firmware Flash ************/
1463 #define LANCER_FW_DOWNLOAD_CHUNK (32 * 1024)
1464 #define LANCER_FW_DOWNLOAD_LOCATION "/prg"
1466 struct amap_lancer_write_obj_context {
1467 u8 write_length[24];
1472 struct lancer_cmd_req_write_object {
1473 struct be_cmd_req_hdr hdr;
1474 u8 context[sizeof(struct amap_lancer_write_obj_context) / 8];
1476 u8 object_name[104];
1477 u32 descriptor_count;
1483 #define LANCER_NO_RESET_NEEDED 0x00
1484 #define LANCER_FW_RESET_NEEDED 0x02
1485 struct lancer_cmd_resp_write_object {
1490 u8 additional_status;
1493 u32 actual_resp_len;
1494 u32 actual_write_len;
1499 /************************ Lancer Read FW info **************/
1500 #define LANCER_READ_FILE_CHUNK (32*1024)
1501 #define LANCER_READ_FILE_EOF_MASK 0x80000000
1503 #define LANCER_FW_DUMP_FILE "/dbg/dump.bin"
1504 #define LANCER_VPD_PF_FILE "/vpd/ntr_pf.vpd"
1505 #define LANCER_VPD_VF_FILE "/vpd/ntr_vf.vpd"
1507 struct lancer_cmd_req_read_object {
1508 struct be_cmd_req_hdr hdr;
1509 u32 desired_read_len;
1511 u8 object_name[104];
1512 u32 descriptor_count;
1518 struct lancer_cmd_resp_read_object {
1523 u8 additional_status;
1526 u32 actual_resp_len;
1527 u32 actual_read_len;
1531 struct lancer_cmd_req_delete_object {
1532 struct be_cmd_req_hdr hdr;
1535 u8 object_name[104];
1538 /************************ WOL *******************************/
1539 struct be_cmd_req_acpi_wol_magic_config{
1540 struct be_cmd_req_hdr hdr;
1546 struct be_cmd_req_acpi_wol_magic_config_v1 {
1547 struct be_cmd_req_hdr hdr;
1556 struct be_cmd_resp_acpi_wol_magic_config_v1 {
1557 struct be_cmd_resp_hdr hdr;
1566 #define BE_GET_WOL_CAP 2
1568 #define BE_WOL_CAP 0x1
1569 #define BE_PME_D0_CAP 0x8
1570 #define BE_PME_D1_CAP 0x10
1571 #define BE_PME_D2_CAP 0x20
1572 #define BE_PME_D3HOT_CAP 0x40
1573 #define BE_PME_D3COLD_CAP 0x80
1575 /********************** LoopBack test *********************/
1576 #define SET_LB_MODE_TIMEOUT 12000
1578 struct be_cmd_req_loopback_test {
1579 struct be_cmd_req_hdr hdr;
1588 struct be_cmd_resp_loopback_test {
1589 struct be_cmd_resp_hdr resp_hdr;
1597 struct be_cmd_req_set_lmode {
1598 struct be_cmd_req_hdr hdr;
1605 /********************** DDR DMA test *********************/
1606 struct be_cmd_req_ddrdma_test {
1607 struct be_cmd_req_hdr hdr;
1615 struct be_cmd_resp_ddrdma_test {
1616 struct be_cmd_resp_hdr hdr;
1624 /*********************** SEEPROM Read ***********************/
1626 #define BE_READ_SEEPROM_LEN 1024
1627 struct be_cmd_req_seeprom_read {
1628 struct be_cmd_req_hdr hdr;
1629 u8 rsvd0[BE_READ_SEEPROM_LEN];
1632 struct be_cmd_resp_seeprom_read {
1633 struct be_cmd_req_hdr hdr;
1634 u8 seeprom_data[BE_READ_SEEPROM_LEN];
1638 PHY_TYPE_CX4_10GB = 0,
1641 PHY_TYPE_SFP_PLUS_10GB,
1644 PHY_TYPE_BASET_10GB,
1652 PHY_TYPE_DISABLED = 255
1655 #define BE_SUPPORTED_SPEED_NONE 0
1656 #define BE_SUPPORTED_SPEED_10MBPS 1
1657 #define BE_SUPPORTED_SPEED_100MBPS 2
1658 #define BE_SUPPORTED_SPEED_1GBPS 4
1659 #define BE_SUPPORTED_SPEED_10GBPS 8
1660 #define BE_SUPPORTED_SPEED_20GBPS 0x10
1661 #define BE_SUPPORTED_SPEED_40GBPS 0x20
1663 #define BE_AN_EN 0x2
1664 #define BE_PAUSE_SYM_EN 0x80
1666 /* MAC speed valid values */
1667 #define SPEED_DEFAULT 0x0
1668 #define SPEED_FORCED_10GB 0x1
1669 #define SPEED_FORCED_1GB 0x2
1670 #define SPEED_AUTONEG_10GB 0x3
1671 #define SPEED_AUTONEG_1GB 0x4
1672 #define SPEED_AUTONEG_100MB 0x5
1673 #define SPEED_AUTONEG_10GB_1GB 0x6
1674 #define SPEED_AUTONEG_10GB_1GB_100MB 0x7
1675 #define SPEED_AUTONEG_1GB_100MB 0x8
1676 #define SPEED_AUTONEG_10MB 0x9
1677 #define SPEED_AUTONEG_1GB_100MB_10MB 0xa
1678 #define SPEED_AUTONEG_100MB_10MB 0xb
1679 #define SPEED_FORCED_100MB 0xc
1680 #define SPEED_FORCED_10MB 0xd
1682 struct be_cmd_req_get_phy_info {
1683 struct be_cmd_req_hdr hdr;
1687 struct be_phy_info {
1691 u16 ext_phy_details;
1693 u16 auto_speeds_supported;
1694 u16 fixed_speeds_supported;
1698 struct be_cmd_resp_get_phy_info {
1699 struct be_cmd_req_hdr hdr;
1700 struct be_phy_info phy_info;
1703 /*********************** Set QOS ***********************/
1705 #define BE_QOS_BITS_NIC 1
1707 struct be_cmd_req_set_qos {
1708 struct be_cmd_req_hdr hdr;
1714 /*********************** Controller Attributes ***********************/
1715 struct mgmt_hba_attribs {
1717 u8 controller_model_number[32];
1719 u32 controller_serial_number[8];
1726 struct mgmt_controller_attrib {
1727 struct mgmt_hba_attribs hba_attribs;
1731 struct be_cmd_req_cntl_attribs {
1732 struct be_cmd_req_hdr hdr;
1735 struct be_cmd_resp_cntl_attribs {
1736 struct be_cmd_resp_hdr hdr;
1737 struct mgmt_controller_attrib attribs;
1740 /*********************** Set driver function ***********************/
1741 #define CAPABILITY_SW_TIMESTAMPS 2
1742 #define CAPABILITY_BE3_NATIVE_ERX_API 4
1744 struct be_cmd_req_set_func_cap {
1745 struct be_cmd_req_hdr hdr;
1746 u32 valid_cap_flags;
1751 struct be_cmd_resp_set_func_cap {
1752 struct be_cmd_resp_hdr hdr;
1753 u32 valid_cap_flags;
1758 /*********************** Function Privileges ***********************/
1760 BE_PRIV_DEFAULT = 0x1,
1761 BE_PRIV_LNKQUERY = 0x2,
1762 BE_PRIV_LNKSTATS = 0x4,
1763 BE_PRIV_LNKMGMT = 0x8,
1764 BE_PRIV_LNKDIAG = 0x10,
1765 BE_PRIV_UTILQUERY = 0x20,
1766 BE_PRIV_FILTMGMT = 0x40,
1767 BE_PRIV_IFACEMGMT = 0x80,
1768 BE_PRIV_VHADM = 0x100,
1769 BE_PRIV_DEVCFG = 0x200,
1770 BE_PRIV_DEVSEC = 0x400
1772 #define MAX_PRIVILEGES (BE_PRIV_VHADM | BE_PRIV_DEVCFG | \
1774 #define MIN_PRIVILEGES BE_PRIV_DEFAULT
1776 struct be_cmd_priv_map {
1782 struct be_cmd_req_get_fn_privileges {
1783 struct be_cmd_req_hdr hdr;
1787 struct be_cmd_resp_get_fn_privileges {
1788 struct be_cmd_resp_hdr hdr;
1792 struct be_cmd_req_set_fn_privileges {
1793 struct be_cmd_req_hdr hdr;
1794 u32 privileges; /* Used by BE3, SH-R */
1795 u32 privileges_lancer; /* Used by Lancer */
1798 /******************** GET/SET_MACLIST **************************/
1799 #define BE_MAX_MAC 64
1800 struct be_cmd_req_get_mac_list {
1801 struct be_cmd_req_hdr hdr;
1809 struct get_list_macaddr {
1816 } __packed s_mac_id;
1817 } __packed mac_addr_id;
1820 struct be_cmd_resp_get_mac_list {
1821 struct be_cmd_resp_hdr hdr;
1822 struct get_list_macaddr fd_macaddr; /* Factory default mac */
1823 struct get_list_macaddr macid_macaddr; /* soft mac */
1825 u8 pseudo_mac_count;
1828 /* perm override mac */
1829 struct get_list_macaddr macaddr_list[BE_MAX_MAC];
1832 struct be_cmd_req_set_mac_list {
1833 struct be_cmd_req_hdr hdr;
1837 struct macaddr mac[BE_MAX_MAC];
1840 /*********************** HSW Config ***********************/
1841 #define PORT_FWD_TYPE_VEPA 0x3
1842 #define PORT_FWD_TYPE_VEB 0x2
1843 #define PORT_FWD_TYPE_PASSTHRU 0x1
1845 #define ENABLE_MAC_SPOOFCHK 0x2
1846 #define DISABLE_MAC_SPOOFCHK 0x3
1848 struct amap_set_hsw_context {
1849 u8 interface_id[16];
1856 u8 port_fwd_type[3];
1858 u8 vlan_spoofchk[2];
1865 struct be_cmd_req_set_hsw_config {
1866 struct be_cmd_req_hdr hdr;
1867 u8 context[sizeof(struct amap_set_hsw_context) / 8];
1870 struct amap_get_hsw_req_context {
1871 u8 interface_id[16];
1877 struct amap_get_hsw_resp_context {
1879 u8 port_fwd_type[3];
1889 struct be_cmd_req_get_hsw_config {
1890 struct be_cmd_req_hdr hdr;
1891 u8 context[sizeof(struct amap_get_hsw_req_context) / 8];
1894 struct be_cmd_resp_get_hsw_config {
1895 struct be_cmd_resp_hdr hdr;
1896 u8 context[sizeof(struct amap_get_hsw_resp_context) / 8];
1900 /******************* get port names ***************/
1901 struct be_cmd_req_get_port_name {
1902 struct be_cmd_req_hdr hdr;
1906 struct be_cmd_resp_get_port_name {
1907 struct be_cmd_req_hdr hdr;
1911 /*************** HW Stats Get v1 **********************************/
1912 #define BE_TXP_SW_SZ 48
1913 struct be_port_rxf_stats_v1 {
1916 u32 rx_alignment_symbol_errors;
1917 u32 rx_pause_frames;
1918 u32 rx_priority_pause_frames;
1919 u32 rx_control_frames;
1920 u32 rx_in_range_errors;
1921 u32 rx_out_range_errors;
1922 u32 rx_frame_too_long;
1923 u32 rx_address_filtered;
1924 u32 rx_dropped_too_small;
1925 u32 rx_dropped_too_short;
1926 u32 rx_dropped_header_too_small;
1927 u32 rx_dropped_tcp_length;
1928 u32 rx_dropped_runt;
1930 u32 rx_ip_checksum_errs;
1931 u32 rx_tcp_checksum_errs;
1932 u32 rx_udp_checksum_errs;
1934 u32 rx_switched_unicast_packets;
1935 u32 rx_switched_multicast_packets;
1936 u32 rx_switched_broadcast_packets;
1939 u32 tx_priority_pauseframes;
1940 u32 tx_controlframes;
1942 u32 rxpp_fifo_overflow_drop;
1943 u32 rx_input_fifo_overflow_drop;
1944 u32 pmem_fifo_overflow_drop;
1950 struct be_rxf_stats_v1 {
1951 struct be_port_rxf_stats_v1 port[4];
1953 u32 rx_drops_no_pbuf;
1954 u32 rx_drops_no_txpb;
1955 u32 rx_drops_no_erx_descr;
1956 u32 rx_drops_no_tpre_descr;
1958 u32 rx_drops_too_many_frags;
1959 u32 rx_drops_invalid_ring;
1960 u32 forwarded_packets;
1965 struct be_erx_stats_v1 {
1966 u32 rx_drops_no_fragments[68]; /* dwordS 0 to 67*/
1970 struct be_port_rxf_stats_v2 {
1972 u32 roce_bytes_received_lsd;
1973 u32 roce_bytes_received_msd;
1975 u32 roce_frames_received;
1977 u32 rx_alignment_symbol_errors;
1978 u32 rx_pause_frames;
1979 u32 rx_priority_pause_frames;
1980 u32 rx_control_frames;
1981 u32 rx_in_range_errors;
1982 u32 rx_out_range_errors;
1983 u32 rx_frame_too_long;
1984 u32 rx_address_filtered;
1985 u32 rx_dropped_too_small;
1986 u32 rx_dropped_too_short;
1987 u32 rx_dropped_header_too_small;
1988 u32 rx_dropped_tcp_length;
1989 u32 rx_dropped_runt;
1991 u32 rx_ip_checksum_errs;
1992 u32 rx_tcp_checksum_errs;
1993 u32 rx_udp_checksum_errs;
1995 u32 rx_switched_unicast_packets;
1996 u32 rx_switched_multicast_packets;
1997 u32 rx_switched_broadcast_packets;
2000 u32 tx_priority_pauseframes;
2001 u32 tx_controlframes;
2003 u32 rxpp_fifo_overflow_drop;
2004 u32 rx_input_fifo_overflow_drop;
2005 u32 pmem_fifo_overflow_drop;
2008 u32 rx_drops_payload_size;
2009 u32 rx_drops_clipped_header;
2011 u32 roce_drops_payload_len;
2016 struct be_rxf_stats_v2 {
2017 struct be_port_rxf_stats_v2 port[4];
2019 u32 rx_drops_no_pbuf;
2020 u32 rx_drops_no_txpb;
2021 u32 rx_drops_no_erx_descr;
2022 u32 rx_drops_no_tpre_descr;
2024 u32 rx_drops_too_many_frags;
2025 u32 rx_drops_invalid_ring;
2026 u32 forwarded_packets;
2031 struct be_hw_stats_v1 {
2032 struct be_rxf_stats_v1 rxf;
2033 u32 rsvd0[BE_TXP_SW_SZ];
2034 struct be_erx_stats_v1 erx;
2035 struct be_pmem_stats pmem;
2039 struct be_cmd_req_get_stats_v1 {
2040 struct be_cmd_req_hdr hdr;
2041 u8 rsvd[sizeof(struct be_hw_stats_v1)];
2044 struct be_cmd_resp_get_stats_v1 {
2045 struct be_cmd_resp_hdr hdr;
2046 struct be_hw_stats_v1 hw_stats;
2049 struct be_erx_stats_v2 {
2050 u32 rx_drops_no_fragments[136]; /* dwordS 0 to 135*/
2054 struct be_hw_stats_v2 {
2055 struct be_rxf_stats_v2 rxf;
2056 u32 rsvd0[BE_TXP_SW_SZ];
2057 struct be_erx_stats_v2 erx;
2058 struct be_pmem_stats pmem;
2062 struct be_cmd_req_get_stats_v2 {
2063 struct be_cmd_req_hdr hdr;
2064 u8 rsvd[sizeof(struct be_hw_stats_v2)];
2067 struct be_cmd_resp_get_stats_v2 {
2068 struct be_cmd_resp_hdr hdr;
2069 struct be_hw_stats_v2 hw_stats;
2072 /************** get fat capabilites *******************/
2073 #define MAX_MODULES 27
2076 #define FW_LOG_LEVEL_DEFAULT 48
2077 #define FW_LOG_LEVEL_FATAL 64
2079 struct ext_fat_mode {
2087 struct ext_fat_modules {
2091 struct ext_fat_mode trace_lvl[MAX_MODES];
2094 struct be_fat_conf_params {
2095 u32 max_log_entries;
2103 struct ext_fat_modules module[MAX_MODULES];
2106 struct be_cmd_req_get_ext_fat_caps {
2107 struct be_cmd_req_hdr hdr;
2111 struct be_cmd_resp_get_ext_fat_caps {
2112 struct be_cmd_resp_hdr hdr;
2113 struct be_fat_conf_params get_params;
2116 struct be_cmd_req_set_ext_fat_caps {
2117 struct be_cmd_req_hdr hdr;
2118 struct be_fat_conf_params set_params;
2121 #define RESOURCE_DESC_SIZE_V0 72
2122 #define RESOURCE_DESC_SIZE_V1 88
2123 #define PCIE_RESOURCE_DESC_TYPE_V0 0x40
2124 #define NIC_RESOURCE_DESC_TYPE_V0 0x41
2125 #define PCIE_RESOURCE_DESC_TYPE_V1 0x50
2126 #define NIC_RESOURCE_DESC_TYPE_V1 0x51
2127 #define PORT_RESOURCE_DESC_TYPE_V1 0x55
2128 #define MAX_RESOURCE_DESC 264
2130 #define IF_CAPS_FLAGS_VALID_SHIFT 0 /* IF caps valid */
2131 #define VFT_SHIFT 3 /* VF template */
2132 #define IMM_SHIFT 6 /* Immediate */
2133 #define NOSV_SHIFT 7 /* No save */
2135 #define MISSION_NIC 1
2136 #define MISSION_RDMA 8
2138 struct be_res_desc_hdr {
2143 struct be_port_res_desc {
2144 struct be_res_desc_hdr hdr;
2151 #define NV_TYPE_MASK 0x3 /* bits 0-1 */
2152 #define NV_TYPE_DISABLED 1
2153 #define NV_TYPE_VXLAN 3
2154 #define SOCVID_SHIFT 2 /* Strip outer vlan */
2155 #define RCVID_SHIFT 4 /* Report vlan */
2156 #define PF_NUM_IGNORE 255
2159 __le16 nv_port; /* vxlan/gre port */
2163 struct be_pcie_res_desc {
2164 struct be_res_desc_hdr hdr;
2180 struct be_nic_res_desc {
2181 struct be_res_desc_hdr hdr;
2184 #define QUN_SHIFT 4 /* QoS is in absolute units */
2190 u16 unicast_mac_count;
2194 u16 mcast_mac_count;
2207 u16 channel_id_param;
2213 u16 tunnel_iface_count;
2214 u16 direct_tenant_iface_count;
2218 /************ Multi-Channel type ***********/
2229 /* Is BE in a multi-channel mode */
2230 static inline bool be_is_mc(struct be_adapter *adapter)
2232 return adapter->mc_type > MC_NONE;
2235 struct be_cmd_req_get_func_config {
2236 struct be_cmd_req_hdr hdr;
2239 struct be_cmd_resp_get_func_config {
2240 struct be_cmd_resp_hdr hdr;
2242 u8 func_param[MAX_RESOURCE_DESC * RESOURCE_DESC_SIZE_V1];
2250 struct be_cmd_req_get_profile_config {
2251 struct be_cmd_req_hdr hdr;
2253 #define ACTIVE_PROFILE_TYPE 0x2
2254 #define SAVED_PROFILE_TYPE 0x0
2255 #define QUERY_MODIFIABLE_FIELDS_TYPE BIT(3)
2260 struct be_cmd_resp_get_profile_config {
2261 struct be_cmd_resp_hdr hdr;
2264 u8 func_param[MAX_RESOURCE_DESC * RESOURCE_DESC_SIZE_V1];
2267 #define FIELD_MODIFIABLE 0xFFFF
2268 struct be_cmd_req_set_profile_config {
2269 struct be_cmd_req_hdr hdr;
2272 u8 desc[2 * RESOURCE_DESC_SIZE_V1];
2275 struct be_cmd_req_get_active_profile {
2276 struct be_cmd_req_hdr hdr;
2280 struct be_cmd_resp_get_active_profile {
2281 struct be_cmd_resp_hdr hdr;
2282 u16 active_profile_id;
2283 u16 next_profile_id;
2286 struct be_cmd_enable_disable_vf {
2287 struct be_cmd_req_hdr hdr;
2292 struct be_cmd_req_intr_set {
2293 struct be_cmd_req_hdr hdr;
2298 static inline bool check_privilege(struct be_adapter *adapter, u32 flags)
2300 return flags & adapter->cmd_privileges ? true : false;
2303 /************** Get IFACE LIST *******************/
2310 struct be_cmd_req_get_iface_list {
2311 struct be_cmd_req_hdr hdr;
2314 struct be_cmd_resp_get_iface_list {
2315 struct be_cmd_req_hdr hdr;
2317 struct be_if_desc if_desc;
2320 /************** Set Features *******************/
2321 #define BE_FEATURE_UE_RECOVERY 0x10
2322 #define BE_UE_RECOVERY_UER_MASK 0x1
2324 struct be_req_ue_recovery {
2329 struct be_cmd_req_set_features {
2330 struct be_cmd_req_hdr hdr;
2334 struct be_req_ue_recovery req;
2339 struct be_resp_ue_recovery {
2345 struct be_cmd_resp_set_features {
2346 struct be_cmd_resp_hdr hdr;
2350 struct be_resp_ue_recovery resp;
2355 /*************** Set logical link ********************/
2356 #define PLINK_ENABLE BIT(0)
2357 #define PLINK_TRACK BIT(8)
2358 struct be_cmd_req_set_ll_link {
2359 struct be_cmd_req_hdr hdr;
2360 u32 link_config; /* Bit 0: UP_DOWN, Bit 9: PLINK */
2363 /************** Manage IFACE Filters *******************/
2364 #define OP_CONVERT_NORMAL_TO_TUNNEL 0
2365 #define OP_CONVERT_TUNNEL_TO_NORMAL 1
2367 struct be_cmd_req_manage_iface_filters {
2368 struct be_cmd_req_hdr hdr;
2373 u32 tunnel_iface_id;
2374 u32 target_iface_id;
2380 u32 cap_control_flags;
2383 u16 be_POST_stage_get(struct be_adapter *adapter);
2384 int be_pci_fnum_get(struct be_adapter *adapter);
2385 int be_fw_wait_ready(struct be_adapter *adapter);
2386 int be_cmd_mac_addr_query(struct be_adapter *adapter, u8 *mac_addr,
2387 bool permanent, u32 if_handle, u32 pmac_id);
2388 int be_cmd_pmac_add(struct be_adapter *adapter, u8 *mac_addr, u32 if_id,
2389 u32 *pmac_id, u32 domain);
2390 int be_cmd_pmac_del(struct be_adapter *adapter, u32 if_id, int pmac_id,
2392 int be_cmd_if_create(struct be_adapter *adapter, u32 cap_flags, u32 en_flags,
2393 u32 *if_handle, u32 domain);
2394 int be_cmd_if_destroy(struct be_adapter *adapter, int if_handle, u32 domain);
2395 int be_cmd_eq_create(struct be_adapter *adapter, struct be_eq_obj *eqo);
2396 int be_cmd_cq_create(struct be_adapter *adapter, struct be_queue_info *cq,
2397 struct be_queue_info *eq, bool no_delay,
2398 int num_cqe_dma_coalesce);
2399 int be_cmd_mccq_create(struct be_adapter *adapter, struct be_queue_info *mccq,
2400 struct be_queue_info *cq);
2401 int be_cmd_txq_create(struct be_adapter *adapter, struct be_tx_obj *txo);
2402 int be_cmd_rxq_create(struct be_adapter *adapter, struct be_queue_info *rxq,
2403 u16 cq_id, u16 frag_size, u32 if_id, u32 rss, u8 *rss_id);
2404 int be_cmd_q_destroy(struct be_adapter *adapter, struct be_queue_info *q,
2406 int be_cmd_rxq_destroy(struct be_adapter *adapter, struct be_queue_info *q);
2407 int be_cmd_link_status_query(struct be_adapter *adapter, u16 *link_speed,
2408 u8 *link_status, u32 dom);
2409 int be_cmd_reset(struct be_adapter *adapter);
2410 int be_cmd_get_stats(struct be_adapter *adapter, struct be_dma_mem *nonemb_cmd);
2411 int lancer_cmd_get_pport_stats(struct be_adapter *adapter,
2412 struct be_dma_mem *nonemb_cmd);
2413 int be_cmd_get_fw_ver(struct be_adapter *adapter);
2414 int be_cmd_modify_eqd(struct be_adapter *adapter, struct be_set_eqd *, int num);
2415 int be_cmd_vlan_config(struct be_adapter *adapter, u32 if_id, u16 *vtag_array,
2416 u32 num, u32 domain);
2417 int be_cmd_rx_filter(struct be_adapter *adapter, u32 flags, u32 status);
2418 int be_cmd_set_flow_control(struct be_adapter *adapter, u32 tx_fc, u32 rx_fc);
2419 int be_cmd_get_flow_control(struct be_adapter *adapter, u32 *tx_fc, u32 *rx_fc);
2420 int be_cmd_query_fw_cfg(struct be_adapter *adapter);
2421 int be_cmd_reset_function(struct be_adapter *adapter);
2422 int be_cmd_rss_config(struct be_adapter *adapter, u8 *rsstable,
2423 u32 rss_hash_opts, u16 table_size, const u8 *rss_hkey);
2424 int be_process_mcc(struct be_adapter *adapter);
2425 int be_cmd_set_beacon_state(struct be_adapter *adapter, u8 port_num, u8 beacon,
2426 u8 status, u8 state);
2427 int be_cmd_get_beacon_state(struct be_adapter *adapter, u8 port_num,
2429 int be_cmd_read_port_transceiver_data(struct be_adapter *adapter,
2430 u8 page_num, u8 *data);
2431 int be_cmd_query_cable_type(struct be_adapter *adapter);
2432 int be_cmd_query_sfp_info(struct be_adapter *adapter);
2433 int lancer_cmd_read_object(struct be_adapter *adapter, struct be_dma_mem *cmd,
2434 u32 data_size, u32 data_offset, const char *obj_name,
2435 u32 *data_read, u32 *eof, u8 *addn_status);
2436 int lancer_fw_download(struct be_adapter *adapter, const struct firmware *fw);
2437 int be_fw_download(struct be_adapter *adapter, const struct firmware *fw);
2438 int be_cmd_enable_magic_wol(struct be_adapter *adapter, u8 *mac,
2439 struct be_dma_mem *nonemb_cmd);
2440 int be_cmd_fw_init(struct be_adapter *adapter);
2441 int be_cmd_fw_clean(struct be_adapter *adapter);
2442 void be_async_mcc_enable(struct be_adapter *adapter);
2443 void be_async_mcc_disable(struct be_adapter *adapter);
2444 int be_cmd_loopback_test(struct be_adapter *adapter, u32 port_num,
2445 u32 loopback_type, u32 pkt_size, u32 num_pkts,
2447 int be_cmd_ddr_dma_test(struct be_adapter *adapter, u64 pattern, u32 byte_cnt,
2448 struct be_dma_mem *cmd);
2449 int be_cmd_get_seeprom_data(struct be_adapter *adapter,
2450 struct be_dma_mem *nonemb_cmd);
2451 int be_cmd_set_loopback(struct be_adapter *adapter, u8 port_num,
2452 u8 loopback_type, u8 enable);
2453 int be_cmd_get_phy_info(struct be_adapter *adapter);
2454 int be_cmd_config_qos(struct be_adapter *adapter, u32 max_rate,
2455 u16 link_speed, u8 domain);
2456 void be_detect_error(struct be_adapter *adapter);
2457 int be_cmd_get_die_temperature(struct be_adapter *adapter);
2458 int be_cmd_get_cntl_attributes(struct be_adapter *adapter);
2459 int be_cmd_get_fat_dump_len(struct be_adapter *adapter, u32 *dump_size);
2460 int be_cmd_get_fat_dump(struct be_adapter *adapter, u32 buf_len, void *buf);
2461 int be_cmd_req_native_mode(struct be_adapter *adapter);
2462 int be_cmd_get_fn_privileges(struct be_adapter *adapter, u32 *privilege,
2464 int be_cmd_set_fn_privileges(struct be_adapter *adapter, u32 privileges,
2466 int be_cmd_get_mac_from_list(struct be_adapter *adapter, u8 *mac,
2467 bool *pmac_id_active, u32 *pmac_id,
2468 u32 if_handle, u8 domain);
2469 int be_cmd_get_active_mac(struct be_adapter *adapter, u32 pmac_id, u8 *mac,
2470 u32 if_handle, bool active, u32 domain);
2471 int be_cmd_get_perm_mac(struct be_adapter *adapter, u8 *mac);
2472 int be_cmd_set_mac_list(struct be_adapter *adapter, u8 *mac_array, u8 mac_count,
2474 int be_cmd_set_mac(struct be_adapter *adapter, u8 *mac, int if_id, u32 dom);
2475 int be_cmd_set_hsw_config(struct be_adapter *adapter, u16 pvid, u32 domain,
2476 u16 intf_id, u16 hsw_mode, u8 spoofchk);
2477 int be_cmd_get_hsw_config(struct be_adapter *adapter, u16 *pvid, u32 domain,
2478 u16 intf_id, u8 *mode, bool *spoofchk);
2479 int be_cmd_get_acpi_wol_cap(struct be_adapter *adapter);
2480 int be_cmd_set_fw_log_level(struct be_adapter *adapter, u32 level);
2481 int be_cmd_get_fw_log_level(struct be_adapter *adapter);
2482 int be_cmd_get_ext_fat_capabilites(struct be_adapter *adapter,
2483 struct be_dma_mem *cmd);
2484 int be_cmd_set_ext_fat_capabilites(struct be_adapter *adapter,
2485 struct be_dma_mem *cmd,
2486 struct be_fat_conf_params *cfgs);
2487 int lancer_physdev_ctrl(struct be_adapter *adapter, u32 mask);
2488 int lancer_initiate_dump(struct be_adapter *adapter);
2489 int lancer_delete_dump(struct be_adapter *adapter);
2490 bool dump_present(struct be_adapter *adapter);
2491 int lancer_test_and_set_rdy_state(struct be_adapter *adapter);
2492 int be_cmd_query_port_name(struct be_adapter *adapter);
2493 int be_cmd_get_func_config(struct be_adapter *adapter,
2494 struct be_resources *res);
2495 int be_cmd_get_profile_config(struct be_adapter *adapter,
2496 struct be_resources *res,
2497 struct be_port_resources *port_res,
2498 u8 profile_type, u8 query, u8 domain);
2499 int be_cmd_get_active_profile(struct be_adapter *adapter, u16 *profile);
2500 int be_cmd_get_if_id(struct be_adapter *adapter, struct be_vf_cfg *vf_cfg,
2502 int be_cmd_enable_vf(struct be_adapter *adapter, u8 domain);
2503 int be_cmd_intr_set(struct be_adapter *adapter, bool intr_enable);
2504 int be_cmd_set_logical_link_config(struct be_adapter *adapter,
2505 int link_state, u8 domain);
2506 int be_cmd_set_vxlan_port(struct be_adapter *adapter, __be16 port);
2507 int be_cmd_manage_iface(struct be_adapter *adapter, u32 iface, u8 op);
2508 int be_cmd_set_sriov_config(struct be_adapter *adapter,
2509 struct be_resources res, u16 num_vfs,
2510 struct be_resources *vft_res);
2511 int be_cmd_set_features(struct be_adapter *adapter);