projects / cascardo / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 29b4817) | patch
clk: renesas: r8a7796: Add watchdog core clocks
authorGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 27 Jun 2016 14:48:07 +0000 (16:48 +0200)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 9 Aug 2016 07:53:47 +0000 (09:53 +0200)
commit2570d4005d475818711c96e83fb84d5048ab8e1b
tree068f42396cd32eb980fcbf94afc8a5ea5275d8d0tree | snapshot
parent29b4817d4018df78086157ea3a55c1d9424a7cfccommit | diff
clk: renesas: r8a7796: Add watchdog core clocks

Add all core clocks related to the Watchdog Timer (WDT) controller on
the Renesas R-Car M3-W (r8a7796) SoC: OSC, Internal RCLK, and RCLK.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7796-cpg-mssr.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.