2 * Copyright IBM Corp. 1999, 2009
4 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>
7 #ifndef __ASM_BARRIER_H
8 #define __ASM_BARRIER_H
11 * Force strict CPU ordering.
12 * And yes, this is required on UP too when we're talking
16 #ifdef CONFIG_HAVE_MARCH_Z196_FEATURES
17 /* Fast-BCR without checkpoint synchronization */
18 #define __ASM_BARRIER "bcr 14,0\n"
20 #define __ASM_BARRIER "bcr 15,0\n"
23 #define mb() do { asm volatile(__ASM_BARRIER : : : "memory"); } while (0)
27 #define read_barrier_depends() do { } while(0)
29 #define smp_rmb() rmb()
30 #define smp_wmb() wmb()
31 #define smp_read_barrier_depends() read_barrier_depends()
33 #define smp_mb__before_atomic() smp_mb()
34 #define smp_mb__after_atomic() smp_mb()
36 #define set_mb(var, value) do { var = value; mb(); } while (0)
38 #define smp_store_release(p, v) \
40 compiletime_assert_atomic_type(*p); \
42 ACCESS_ONCE(*p) = (v); \
45 #define smp_load_acquire(p) \
47 typeof(*p) ___p1 = ACCESS_ONCE(*p); \
48 compiletime_assert_atomic_type(*p); \
53 #endif /* __ASM_BARRIER_H */