projects / cascardo / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5258bb5) | patch
ARM: dts: r8a7792: initial SoC device tree
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Sun, 12 Jun 2016 21:06:52 +0000 (00:06 +0300)
committerSimon Horman <horms+renesas@verge.net.au>
Thu, 16 Jun 2016 00:25:20 +0000 (09:25 +0900)
commit7c4163aae3d8e5b9bd72508f542a44d707f308b5
treed32e29063e7fdd412ca3780f499f86c1f29b0d0ctree | snapshot
parent5258bb5d980024dae22f4256329caec4fe5e98b3commit | diff
ARM: dts: r8a7792: initial SoC device tree

The initial R8A7792 SoC device tree including CPU cores, GIC, timer, SYSC,
and the required  clock descriptions.

Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r8a7792.dtsi [new file with mode: 0644] blob
Unnamed repository; edit this file 'description' to name the repository.