Add binding documentation for CRIS
authorJesper Nilsson <jespern@axis.com>
Wed, 25 Mar 2015 09:06:21 +0000 (10:06 +0100)
committerJesper Nilsson <jespern@axis.com>
Wed, 25 Mar 2015 09:42:53 +0000 (10:42 +0100)
Only includes the devboard 88 (CRISv32) at the moment.

Signed-off-by: Jesper Nilsson <jesper.nilsson@axis.com>
Documentation/devicetree/bindings/cris/axis.txt [new file with mode: 0644]
Documentation/devicetree/bindings/cris/boards.txt [new file with mode: 0644]
Documentation/devicetree/bindings/cris/interrupts.txt [new file with mode: 0644]

diff --git a/Documentation/devicetree/bindings/cris/axis.txt b/Documentation/devicetree/bindings/cris/axis.txt
new file mode 100644 (file)
index 0000000..d209ca2
--- /dev/null
@@ -0,0 +1,9 @@
+Axis Communications AB
+ARTPEC series SoC Device Tree Bindings
+
+
+CRISv32 based SoCs are ETRAX FS and ARTPEC-3:
+
+    - compatible = "axis,crisv32";
+
+
diff --git a/Documentation/devicetree/bindings/cris/boards.txt b/Documentation/devicetree/bindings/cris/boards.txt
new file mode 100644 (file)
index 0000000..533dd27
--- /dev/null
@@ -0,0 +1,8 @@
+Boards based on the CRIS SoCs:
+
+Required root node properties:
+    - compatible = should be one or more of the following:
+       - "axis,dev88"  - for Axis devboard 88 with ETRAX FS
+
+Optional:
+
diff --git a/Documentation/devicetree/bindings/cris/interrupts.txt b/Documentation/devicetree/bindings/cris/interrupts.txt
new file mode 100644 (file)
index 0000000..e8b123b
--- /dev/null
@@ -0,0 +1,23 @@
+* CRISv32 Interrupt Controller
+
+Interrupt controller for the CRISv32 SoCs.
+
+Main node required properties:
+
+- compatible : should be:
+       "axis,crisv32-intc"
+- interrupt-controller : Identifies the node as an interrupt controller
+- #interrupt-cells : Specifies the number of cells needed to encode an
+  interrupt source. The type shall be a <u32> and the value shall be 1.
+- reg: physical base address and size of the intc registers map.
+
+Example:
+
+       intc: interrupt-controller {
+               compatible = "axis,crisv32-intc";
+               reg = <0xb001c000 0x1000>;
+               interrupt-controller;
+               #interrupt-cells = <1>;
+       };
+
+